登录
首页 » VHDL » 其基于FIFO的设计

其基于FIFO的设计

于 2023-02-01 发布 文件大小:4.31 MB
0 82
下载积分: 2 下载次数: 1

代码说明:

its a Fifo BASED design i also Interface DAC2904

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FIR
    FIR滤波器的VHDL源代码及测试文件,已通过编译仿真,绝对正确。(FIR filter VHDL source code and test files, has passed the compiled simulation, absolutely correct.)
    2021-04-15 11:08:54下载
    积分:1
  • VerilogHDL.自动增益控制模块中产生控制电压的部分
    VerilogHDL.自动增益控制模块中产生控制电压的部分-VerilogHDL. Automatic Gain Control Module have some control voltage
    2022-06-19 20:17:38下载
    积分:1
  • mux
    说明:  wallance树实现8*8无符号数的相乘(Multiplication of 8 * 8 unsigned numbers by Wallace tree)
    2020-06-04 15:03:39下载
    积分:1
  • RS232_VHDL
    FPGA控制RS232来实现串口通信,非常好的串口程序。(FPGA control RS232 serial communication to achieve very good serial procedures.)
    2020-12-28 14:49:01下载
    积分:1
  • tcd1209d
    TCD1209D驱动程序 Verilog语言(TCD1209D driver Verilog language)
    2021-04-08 09:49:01下载
    积分:1
  • EC-67-XT_en
    LED based video wall tech spec
    2012-12-20 20:27:37下载
    积分:1
  • 一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!
    一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!-A simple shift register. VHDL language, and perhaps will help you!
    2023-07-05 13:15:03下载
    积分:1
  • sobel_edge_detect
    sobel边缘检测,用于图像处理。实现了该算法在FPGA上的实现代码。(Sobel edge detection for image processing.Implementation of the algorithm to achieve the FPGA code.)
    2016-07-17 21:54:26下载
    积分:1
  • gam7
    FPGA Implementation ofLow Power 64-Point Radix-4 FFT Processor for OFDM System
    2011-01-22 11:45:44下载
    积分:1
  • 使用vriloge硬件描述语言设计数字频率计,其对于高频测量精确,可测范围0―99999999HZ,在MAX+PLUSII中运行通过并在实验箱上运行通过达到要求...
    使用vriloge硬件描述语言设计数字频率计,其对于高频测量精确,可测范围0―99999999HZ,在MAX+PLUSII中运行通过并在实验箱上运行通过达到要求-The use of hardware description language design vriloge digital frequency meter, and its high-frequency measurement for accurate, range 0-99999999HZ, in MAX+ PLUSII run me through and run the experiment to meet the requirement through
    2022-01-25 18:01:01下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载