登录
首页 » VHDL » show frequency measurement, external 24MHz crystal oscillator, the data show tha...

show frequency measurement, external 24MHz crystal oscillator, the data show tha...

于 2022-03-16 发布 文件大小:16.09 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

显示频率测量,外接24MHz晶振,显示数据为三位,分四个档来测量-show frequency measurement, external 24MHz crystal oscillator, the data show that three, four hours to measure stalls

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 正弦波在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过...
    正弦波在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过-sine wave in dspbuilder under VHDL source code and test incentives document matl ab model, the simulation under through modelsim
    2023-07-26 10:55:02下载
    积分:1
  • 一个小程序,弹跳消除电路,可消除按健的毛刺干扰
    一个小程序,弹跳消除电路,可消除按健的毛刺干扰-a small procedure, bouncing elimination circuit, according to remove the burr-interference
    2022-05-14 03:36:36下载
    积分:1
  • VHDL实现led灯的动态扫描,主要对CLK进行分频
    VHDL实现led灯的动态扫描,主要对CLK进行分频-VHDL realization led lamp dynamic scan, the main points of the CLK to the frequency
    2023-03-21 08:35:04下载
    积分:1
  • source
    I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • 用VHDL写的一个显示程序,希望能帮上大家的忙,嘿嘿。
    用VHDL写的一个显示程序,希望能帮上大家的忙,嘿嘿。-Written in VHDL, a display procedure, hoping that would help everyone a favor on the Hei hei.
    2022-05-07 09:10:48下载
    积分:1
  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • VHDL 编写的RAM例子
    VHDL 编写的RAM例子-RAM prepared VHDL example
    2023-03-23 05:20:03下载
    积分:1
  • TheResearchAndIPDesignOfSMBusBasedSmartBattery
    本文研究了SMBus 规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下 (Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台 完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有 良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
    2009-03-26 12:16:53下载
    积分:1
  • CORDIC 代码
    Xilinx CORDIC 算法 MATLAB Verilog仿真(arctan.m Kn.m sin_cos.m MATLAB Verilog)
    2019-03-27 09:53:35下载
    积分:1
  • Quartusrs232
    串口通讯,与硬件联通调试过,收发程序是分开的。(Serial Communication)
    2009-05-04 14:53:06下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载