登录
首页 » VHDL » VHDL4人抢答器

VHDL4人抢答器

于 2022-03-17 发布 文件大小:728.07 kB
0 168
下载积分: 2 下载次数: 1

代码说明:

4人抢答系统,可以计时20秒,20秒无人抢答则视作无人抢答。start之前抢答者视为违规抢答,违规抢答会警告选手。若有一人抢答则其他3人锁定,不可再抢答。aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • frequency_generator
    DDS in our camera design
    2010-02-26 22:21:26下载
    积分:1
  • DDR SDRAM information, interested to see friends down under
    DDR SDRAM的资料,有兴趣的朋友可以下下来-DDR SDRAM information, interested to see friends down under
    2022-07-22 04:07:30下载
    积分:1
  • 8-Multipliers
    国外大学上课用PPT。关于乘法器架构,实现,优化,有booth算法的具体实例。(Foreign university classes PPT. About multipliers architecture, implementation, optimization, there is a specific instance of the booth algorithm.)
    2012-12-06 21:57:36下载
    积分:1
  • inc_pid
    基于FPGA的增量式PID设计方法,Matlab、Simulink, Xilinx Block set(Incremental PID FPGA-based design methodology)
    2014-11-03 04:16:19下载
    积分:1
  • 欢迎大家使用该程序,是在FPGA下使用开发的。请大家使用。
    欢迎大家使用该程序,是在FPGA下使用开发的。请大家使用。-Welcome to use the program is to use FPGA development. Please use the.
    2022-06-19 03:41:34下载
    积分:1
  • key_liangzhu
    梁祝音乐verilog code --适用于QUATUS II 开发环境下,适合于verilog入门学员(the verilog code of liangzhu )
    2013-04-25 15:19:58下载
    积分:1
  • c_xapp260
    xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案,同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用(从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口)设计完整的存储器接口解决方案。(The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing Warfare and Xilinx solutions, but also explains how to use Xilinx Software tools and hardware-proven reference designs to be for your own With (from low-cost DDR SDRAM applications to such as 667 Mb/s This higher performance DDR2 SDRAM interface) design a complete deposit Storage device interface solution.)
    2009-11-03 10:01:20下载
    积分:1
  • con1
    4 bit convoltion with vhdl.
    2011-10-18 18:18:09下载
    积分:1
  • This tutorial presents an introduction to Altera’s Nios R II processor, which...
    This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor that can be in- stantiated on an Altera FPGA device. It describes the basic architecture of Nios II and its instruction set. The NiosII processor and its associated memory and peripheral components are easily instantiated by using Altera’s SOPCBuilder in conjuction with the Quartus R II software.
    2023-06-21 11:25:02下载
    积分:1
  • 256 点 FFT 实现的设计与实现
    实施256点,
    2023-04-02 01:20:04下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载