登录
首页 » VHDL » 使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭...

使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭...

于 2022-03-17 发布 文件大小:54.18 kB
0 179
下载积分: 2 下载次数: 1

代码说明:

使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭-Using VHDL language, on Altera s DE2 development board for development, which in this case the realization of paragraph 7 of the on-board digital tube display, in niosiiIDE hardware implementation based on a small circle of bright lights out

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA读写SDRAM的VHDL程序(已经测试过)
    FPGA读写SDRAM的VHDL程序(已经测试过)-SDRAM read and write the VHDL program FPGA (already tested)
    2022-05-20 21:52:20下载
    积分:1
  • 这是可编程逻辑器件(CPLD)初学者的入门级文章,仅供参考。...
    这是可编程逻辑器件(CPLD)初学者的入门级文章,仅供参考。-This is the programmable logic device (CPLD), the entry-level beginners articles for reference purposes only.
    2022-01-22 10:28:59下载
    积分:1
  • textiowrite
    quartus ii 环境下,一个完整的利用TEXTIO仿真的源代码,包括读数据文件和输出数据到文件。(Under quartus ii environment, a complete simulation using TEXTIO source code, including reading data files and output data to a file.)
    2014-02-03 23:56:30下载
    积分:1
  • 用vlog语言编制程序CPU控制器源代码…
    用vlog语言编写的cpu控制器源代码,用于fpga的硬件编程实验-vlog language used in the preparation of cpu controller source code for programming fpga hardware experiments
    2022-02-15 12:37:59下载
    积分:1
  • altera several new FPGA configuration methods and the use of experience
    altera的几种新型的FPGA的配置方法和使用心得-altera several new FPGA configuration methods and the use of experience
    2022-05-09 07:27:04下载
    积分:1
  • Amp-diagrams_pack
    Diagram and how-to-make instructions pack of 6 diferent Amplifiers
    2010-10-24 18:40:43下载
    积分:1
  • Roy dsd
    说明:  basic verilog code on siso, piso, sipo
    2020-06-25 18:40:01下载
    积分:1
  • DongHo
    design a clock using KIT DE1
    2014-09-19 04:46:23下载
    积分:1
  • SOS
    使用matlab生成SOS滤波器,应用于FPGA的一个小型系统,有一定的参考价值(Using MATLAB to generate SOS filter, applied to a small system of FPGA, there is a certain reference value)
    2016-07-31 20:53:19下载
    积分:1
  • DATA_Scramble
    扰码器的FPGA实现,选择的扰码器规格为15位移位寄存器。(FPGA scrambler, scrambler specifications for a 15 bit shift register.)
    2021-01-16 19:28:46下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载