登录
首页 » VHDL » altera several new FPGA configuration methods and the use of experience

altera several new FPGA configuration methods and the use of experience

于 2022-05-09 发布 文件大小:155.77 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

altera的几种新型的FPGA的配置方法和使用心得-altera several new FPGA configuration methods and the use of experience

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SRAM 简单测试
    SRAM简单测试,测试其性能及其速度,判断SRAM是否可用(Test its performance and speed to determine if SRAM is available)
    2020-07-10 09:58:55下载
    积分:1
  • 对乒乓球比赛FPGA代码
    fpga code for pong game
    2022-12-07 00:25:03下载
    积分:1
  • code
    直接序列扩频通信(主要包括BPSK调制和BPSK解调以及PN码的产生)(Direct sequence spread spectrum communication (including BPSK BPSK modulation and demodulation, and the PN code generation))
    2013-05-31 14:04:09下载
    积分:1
  • CameraLink_Oserdes2_test
    40M时钟输入经过iserdes倍频到960M(input 40M o clock and output 960M )
    2014-02-25 14:06:38下载
    积分:1
  • 多人抢答器 源代码 实用 课程设计 用用VHDL语言
    多人抢答器 源代码 实用 课程设计 用用VHDL语言-The source code for more than Responder practical courses designed for use with the VHDL language
    2022-04-21 18:03:26下载
    积分:1
  • digital-processing-with-FPGA
    vhdl语言,国外教材,数字信号处理算法(vhdl language, foreign materials, digital signal processing algorithms)
    2016-07-22 21:53:49下载
    积分:1
  • dds_test
    说明:  直接数字式频率合成器DDS设计、Verilog。 产生的信号可以是正弦波或方波、三角波、锯齿波等,自选。 采用DDS技术,将所需生成的波形写入ROM中,按照相位累加原理合成任意波形。 此方案得到的波形稳定,精度高,产生波形频率范围大,容易产生高频。 本实验在设计的模块中,包含以下功能: (1)通过 freq 信号输入需要的频率的值; (2)通过 wave_sel 信号选择所需的波形; (3)通过 amp_adj 信号选择波形放大的倍数。(DDS design of direct digital frequency synthesizer, Verilog. The generated signal can be sinusoidal or square wave, triangular wave, sawtooth wave and so on, optional. By using DDS technology, the required waveforms are written into ROM, and arbitrary waveforms are synthesized according to the principle of phase accumulation. The waveform obtained by this scheme is stable, accurate and easy to generate high frequency waveform. This experiment includes the following functions in the designed module: (1) Input the required frequency value through freq signal; (2) Choosing the required waveform by wave_sel signal; (3) Select the multiplier of waveform amplification by amp_adj signal.)
    2019-01-19 16:07:50下载
    积分:1
  • 一个基于VerilogHDL语言的16位的booth算法的乘法器及其测试代码
    一个基于VerilogHDL语言的16位的booth算法的乘法器及其测试代码-VerilogHDL language based on the 16-bit multiplier of the booth algorithm and test code
    2022-02-07 12:03:36下载
    积分:1
  • Verilog_135example
    关于硬件描述语言Verilog的135个经典实例,从易到难,对Verilog的编程有很大的帮助。(About the Verilog hardware description language 135 classic example, from easy to difficult, for Verilog programming of great help.)
    2013-06-17 10:29:43下载
    积分:1
  • 增强的音频工程
    Enhanced Audio Project by Dixie Xue & Wei Zhang -Enhanced Audio Project by Dixie Xue & Wei Zhang
    2022-08-26 07:09:41下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载