登录
首页 » VHDL » Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!...

Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!...

于 2022-03-18 发布 文件大小:244.23 kB
0 48
下载积分: 2 下载次数: 1

代码说明:

Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • prac2
    VHDL implementation using mouse and monitor
    2009-06-28 20:10:56下载
    积分:1
  • i2c_reader
    一个采用IIC协议,从ROM里面读数据的接口程序,采用verilog语言,状态机实现。(One with IIC protocol, which read data from ROM interface program, using verilog language, the state machine implementation.)
    2013-07-31 09:25:56下载
    积分:1
  • 坦克大战的演示程序 ,实现了基本的人机交互
    坦克大战的演示程序 ,实现了基本的人机交互-Battle City demonstration program to achieve the basic human-computer interaction
    2022-10-15 10:25:03下载
    积分:1
  • full adder
    说明:  vhdl code for full adder
    2020-06-30 22:46:55下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • fwdgnssreports
    You well get all details about project and microcontroller
    2014-11-08 13:37:24下载
    积分:1
  • the booth algorithm to implement the 32bit 's multiplication.
    the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit "s multiplication.
    2022-10-16 05:40:03下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • I2C的VHDL源码,从机模式,编译通过。
    I2C的VHDL源码,从机模式,编译通过。-I2C the VHDL source code, from the mode, the compiler through.
    2023-01-11 08:00:03下载
    积分:1
  • 用verilog写的很好的cpu core
    用verilog写的很好的cpu core-using Verilog write a good cpu core
    2023-06-03 16:40:03下载
    积分:1
  • 696522资源总数
  • 104046会员总数
  • 29今日下载