登录
首页 » VHDL » 用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,

用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,

于 2022-03-20 发布 文件大小:256.25 kB
0 118
下载积分: 2 下载次数: 1

代码说明:

用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,-CPLD driver speakers with music player, the program is written in VERILOG,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • or2a
    使用vhdl语言设计一位全加器,在仪器上下载并实现LED灯的闪亮(A full adder design)
    2013-09-26 18:24:15下载
    积分:1
  • qpsk_demod_use_FPGA
    根据软件无线电的思想,提出了一种新颖的数字信号处理算法,对QPSK信号的相位进行数字化处理,从而实现对QPSK信号的解调.该算法允许收发两端载波存在频差,用数字锁相实现收发端载波的同步,在频偏较大的情况下,估算频偏的大小,自适应设置环路的带宽,实现较短的捕获时间和较好的信噪性能。整个设计基于XILINX公司的ISE开发平台,并用Virtex-II系列FPGA实现。用FPGA实现调制解调器具有体积小、功耗低、集成度高、可软件升级、扰干扰能力强的特点,符合未来通信技术发展的方向。(According to the idea of software radio, a novel digital signal processing algorithm, the phase of QPSK digital signal processing, enabling the demodulation of QPSK signals. This algorithm allows the sending and receiving ends of the carrier frequency difference exists, using digital phase-locked to achieve synchronization of sending and receiving end of the carrier, in the case of large frequency offset, frequency offset estimation of the size, adaptive set the loop bandwidth to achieve shorter acquisition time and better noise performance. The whole design is based on the company XILINX ISE development platform, and Virtex-II series with the FPGA. FPGA realization of a modem with a small size, low power consumption, high integration, software upgrades available, the characteristics of strong interference interference, in line with the future direction of ICT development.)
    2010-12-06 10:52:36下载
    积分:1
  • VerilogHDL_DC_Motor_control
    采用Verilog HDL语言编写的直流电动机控制系统,主要完成直流电动机的速度控制,典型的三闭环(位置、转速和电流反馈)直流电机控制系统,对控制类相关的学习者价值很高(Using Verilog HDL language of the DC motor control system, mainly the completion of DC motor speed control, a typical three-loop (position, speed and current feedback) DC motor control system for control-type high-value related to the learner)
    2008-01-10 23:34:29下载
    积分:1
  • VHDL实现SPI功能源代码
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
    2022-01-26 00:50:40下载
    积分:1
  • 步进电机
    此代码是用于旋转一个步进电机所需的方向。
    2022-10-22 10:05:04下载
    积分:1
  • 这是个vhdl编写的16bit的加减法器
    这是个vhdl编写的16bit的加减法器-This is vhdl prepared by the modified instruments used in the 16bit
    2022-02-15 07:17:54下载
    积分:1
  • 这是led流水灯的vhdl描述,很好的啊
    这是led流水灯的vhdl描述,很好的啊-led s hdl describe
    2022-07-02 00:45:42下载
    积分:1
  • CRC32_D8
    crc32编码的代码(CRC32 coding code)
    2008-05-18 21:52:39下载
    积分:1
  • ARMPFPGA-JTAG
    ARM+FPGA JTAG(二合一)原理图与PCB(ARM+ FPGA JTAG (combined) schematic and PCB )
    2014-07-28 21:28:03下载
    积分:1
  • 12864hanzixianshi
    基于FPGA 的12864液晶显示汉字,用verilog编写的。(12864 liquid crystal display Chinese characters based on FPGA, written in verilog.)
    2021-04-27 15:48:44下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载