登录
首页 » VHDL » Verilog HDL编写的总线功能模型,十分有用,需要的下载

Verilog HDL编写的总线功能模型,十分有用,需要的下载

于 2022-03-20 发布 文件大小:1.97 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

Verilog HDL编写的总线功能模型,十分有用,需要的下载-Verilog HDL prepared by the bus functional model is useful, it needs to download

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AVS motion compensation circuit of VLSI Design and Implementation of a standard...
    AVS运动补偿电路的VLSI设计与实现 提出了一种基于AVS标准的高效的运动补偿电路硬件结构,该设计采用了8 X 8块级流 水线操作,运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优 利用。采用Verilog语言完成了VLSI设计,并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.
    2022-01-21 20:19:47下载
    积分:1
  • 2003101190493221
    还好用,大家一起来看下,不错的图书管理软件啊 ,呵呵(Fortunately with, everyone look, the good library management software, ah, huh, huh)
    2010-09-14 13:08:40下载
    积分:1
  • VHDL小程序(本人的一些小成绩哦,希望对大家有帮助)
    VHDL小程序(本人的一些小成绩哦,希望对大家有帮助)-VHDL small programs (some of my small achievements Oh, we want to help)
    2022-03-03 18:24:48下载
    积分:1
  • dds
    基于FPGA,利用vhdl语言结合matlab工具实现dds,已经仿真(Based on FPGA, VHDL language with matlab tools to achieve DDS, has simulation)
    2013-04-22 15:36:08下载
    积分:1
  • 16QAM
    说明:  在quartus上运行16QAM仿真,实现在modelsim上的波形仿真(Running 16QAM simulation on quartus)
    2020-04-27 18:24:11下载
    积分:1
  • sdram
    SDRAM驱动器,自己项目利用的,已经经过实际验证(sdram controller)
    2010-01-28 14:13:35下载
    积分:1
  • based on the nios ii drive the gpa module of altera de1 develop board,it s only...
    基于NIOS驱动ALTERA DE1开发板的GPS模块工程-based on the nios ii drive the gpa module of altera de1 develop board,it s only a reference project
    2023-08-30 05:55:06下载
    积分:1
  • CORDIC FPGA使用Verilog程序实现
    cordic的verilog程序 用FPGA实现-CORDIC FPGA using the Verilog procedures realize
    2022-05-29 16:40:15下载
    积分:1
  • FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合...
    FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合-FIFO procedures have been in the Verilog in ModelSim compiler and can be passed through the integrated DC
    2022-03-13 00:38:40下载
    积分:1
  • qts_qii55002
    ALTERA on chip fifo. this document is from altera. good resouce
    2010-09-26 22:12:17下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载