登录
首页 » VHDL » verilog程序设计教程,适合初学者。

verilog程序设计教程,适合初学者。

于 2023-03-06 发布 文件大小:110.88 kB
0 100
下载积分: 2 下载次数: 1

代码说明:

verilog程序设计教程,适合初学者。-verilog programming tutorial for beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • GAL
    有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
    2013-07-09 22:50:01下载
    积分:1
  • 应用硬件描述语言产生随机数,在模糊控制仿真中应用的较多...
    应用硬件描述语言产生随机数,在模糊控制仿真中应用的较多-By VHDL generating random Numbers, in the application of the fuzzy control simulation
    2022-06-15 20:13:25下载
    积分:1
  • alu
    说明:  VHDL实现的算术逻辑计算单元(ALU),包括modersim测试文件,即仿真结果。(VHDL implementation of the arithmetic logic calculation unit (ALU), including modersim test file, the simulation results.)
    2011-03-26 21:18:01下载
    积分:1
  • ecc
    说明:  This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • 20190718
    说明:  uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • svpwm
    空间矢量调制脉冲的产生。 感应电动机的 VHDL 代码
    2022-07-13 19:14:01下载
    积分:1
  • matlab程序
    说明:  OFDM信号的发送与接收 ,需要自取。时域图,模糊图,削峰。(Sending and receiving of OFDM signal)
    2020-12-17 12:56:10下载
    积分:1
  • 8位数字显示的简易频率计
    (1)能够测试10HZ~10MHZ的方波信号; (2)电路输入的基准时钟为1HZ,要求测量值以8421BCD码形式输出; (3)系统有复位键; (4)采用分层次分模块的方法,用Verilog HDL进行设计,并对各个模块写出测试代码; (5)具体参照说明文档(包含源代码,仿真图,测试波形,详细的设计说明)(A square wave signal capable of testing 10HZ~10MHZ; (2) the reference clock input by the circuit is 1HZ, and the measured value is output in the form of 8421BCD code; (3) the system has a reset key; (4) adopt the method of layering sub sub module and design with Verilog HDL; (5) write test simulation program.)
    2020-12-02 02:59:26下载
    积分:1
  • sdram
    SDRAM驱动器,自己项目利用的,已经经过实际验证(sdram controller)
    2010-01-28 14:13:35下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载