登录
首页 » VHDL » VGA图象显示控制器设计,实现在VGA显示器上显示图象.

VGA图象显示控制器设计,实现在VGA显示器上显示图象.

于 2022-03-21 发布 文件大小:1.50 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

VGA图象显示控制器设计,实现在VGA显示器上显示图象.-VGA image display controller designed to achieve the VGA display shows images.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • COSTAS环载波同步
    说明:  how to come ture a costas loop in FPGA with verilog,it is very useful on project
    2019-05-07 11:12:02下载
    积分:1
  • HDB3modelsim
    HDB3编码通过verilog实现,通过modelsim仿真(HDB3 coding is implemented by Verilog and simulated by Modelsim)
    2020-06-18 05:20:02下载
    积分:1
  • suijitu
    matlab随即图设计程序,应该比较有用,希望能申请会员成功吧。。(matlab then drawing design program)
    2013-04-25 10:49:07下载
    积分:1
  • SPI串口的内核实现(vhdl),可以用qII等软件直接加到FPGA或者CPLD里面....
    SPI串口的内核实现(vhdl),可以用qII等软件直接加到FPGA或者CPLD里面.-the SPI Serial Kernel (vhdl) can be used directly qII software foisted CPLD or FPGA inside.
    2023-08-02 22:50:03下载
    积分:1
  • 20181060261-李康_3
    说明:  秒表的实现,有暂停清零功能,Quartus II(Stopwatch realization, has the pause clear function)
    2020-12-26 15:56:03下载
    积分:1
  • verilog user guide
    verilog语法说明,包含verilog golden reference guide,verilog 2001语法(verilog golden reference guide)
    2018-05-08 22:50:16下载
    积分:1
  • [verilog]dcfifo_256x32
    双时钟域FIFO(This is self-defined Dual-Clock FIFO, using logic lut resources. Dual-Clock FIFO, Depth: 256 Width: 32 USEDW: Y FULLL:Y EMPTY:Y)
    2017-05-10 13:25:41下载
    积分:1
  • Design-of-taxi-meter-Based-on-FPGA
    本文分析了当前国内外出租车计费系统的基本组成和工作原理及主要的两种设计方式:基于单片机的设计方式和基于FPGA的设计方式;并对这两种实现方式的优点和缺点进行分析,比较后确定本系统的方案:基于FPGA的出租车计费系统的设计。(This paper analyzes the current taxi charging system at home and abroad, working principle and basic components of two major design approach: the design methods based on single chip FPGA-based design approach and the two implementations to analyze the strengths and weaknesses, After comparing the program to determine the system: FPGA-based taxi billing system.)
    2011-05-11 15:38:37下载
    积分:1
  • DDR3读写测试
    MIG IP控制DDR3读写测试,于MIG IP核用户接口时序较复杂,这里给出扩展接口模块用于进一步简化接口时序。(MIG IP controls DDR3 reading and writing tests, and the time sequence of MIG IP kernel user interface is more complex.)
    2018-03-28 16:01:36下载
    积分:1
  • ComparadorMagnitud
    Comparador de magnitud
    2014-05-28 19:54:35下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载