登录
首页 » VHDL » Altera公司的NIOSⅡ处理器,VHDL语言编译,然后在C语言下的nios……

Altera公司的NIOSⅡ处理器,VHDL语言编译,然后在C语言下的nios……

于 2022-03-21 发布 文件大小:34.08 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

ALTERA NIOS处理器,VHDL语言在QUARTUS编译通过,然后有C语言在NIOS SHELL下驱动,实验音频解码-Altera NIOS processor, the QUARTUS VHDL compiler, then the C language under NIOS SHELL-driven, experimental audio decoder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 061110061
    在quartus平台下使用verilog语言编程实现简单的单流水线CPU,可以执行16条基本指令(Quartus platform in the verilog language programming using a simple single-line CPU, can perform 16 basic instructions)
    2010-05-21 20:01:16下载
    积分:1
  • 实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date...
    实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date-rom 利用原图将各模块综合,利用ps2键盘控制频率及相位。-Dds realize functions, using Quartus software, sub-modules including the adder, phase-locked loop, date-rom image to the module using integrated, using ps2 keyboard to control the frequency and phase.
    2022-01-26 04:52:55下载
    积分:1
  • test1
    利用matlab,对偏振控制器进行仿真,最终在邦加球上进行显示(Using matlab, simulation of the polarization controller eventually be displayed on the Poincare Sphere)
    2013-04-07 10:42:15下载
    积分:1
  • VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!...
    VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!-VGA test procedure can be displayed color stripes, using VHDL language, tested and stable operation with Notes!
    2023-06-28 09:05:04下载
    积分:1
  • the booth algorithm to implement the 32bit 's multiplication.
    the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit "s multiplication.
    2022-10-16 05:40:03下载
    积分:1
  • Huffman
    用VHDL编写的huffman编码的源程序(With the VHDL source code written in huffman coding)
    2010-06-08 14:58:32下载
    积分:1
  • FP6182
    说明:  PF6182是一款很好的DC-DC同步降压IC。输出电压可调整,电流达2A。非常好用(PF6182 is a good DC-DC synchronous buck IC. Adjustable output voltage and current up to 2A. Very easy to use)
    2011-03-16 10:26:05下载
    积分:1
  • 这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化...
    这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化-This is a decoder of the HDB3, HDB3 bipolar from high-low-level code to the conversion of binary sequences
    2022-11-02 21:30:03下载
    积分:1
  • JTAG_Example0_Verilog
    一个Verilog的JTAG程序例子,包括完整的说明文档和源文件。(tap_top.v This file is part of the JTAG Test Access Port (TAP) http://www.opencores.org/projects/jtag/ Author(s): Igor Mohor (igorm@opencores.org))
    2021-04-27 13:48:44下载
    积分:1
  • VHDL Storage/counter design
    vhdl寄存/计数器设计-VHDL Storage/counter design
    2022-01-26 02:37:06下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载