登录
首页 » VHDL » 步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过

步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过

于 2022-04-25 发布 文件大小:1.41 MB
0 102
下载积分: 2 下载次数: 1

代码说明:

步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过-Stepper motor stepper motor position location system system block symbol file location stepper motor system Verilog HDL program design has been compiled through

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 黄金时段介绍STA
    PrimeTime Intro to STA -PrimeTime Intro to STA
    2022-12-10 13:05:05下载
    积分:1
  • ag-overview
    agilex fpga description
    2019-05-13 18:21:04下载
    积分:1
  • AM-modulated-learning-ladder
    AM modulated learning ladder
    2015-07-15 09:42:45下载
    积分:1
  • VHDL achieve a frequency measurement of dollars, development environment for any...
    一个vhdl实现的测频计,开发环境为任何支持vhdl语言的厂商提供的开发环境 -VHDL achieve a frequency measurement of dollars, development environment for any VHDL language support for manufacturers of the development environment
    2022-01-28 17:39:53下载
    积分:1
  • detection of the following sequence ‘10110110’in VHDL
    detection of the following sequence ‘10110110’in VHDL
    2023-04-17 19:05:03下载
    积分:1
  • CHING
    数字钟vhdl主要分为正常显示与报时功能(Digital clock vhdl)
    2013-03-06 15:32:11下载
    积分:1
  • my
    说明:  64位数据的CRC-32校验的,Verilog实现,算法并行优化(64-bit data CRC-32 checksum, Verilog implementation of a parallel optimization algorithm)
    2011-09-17 19:36:16下载
    积分:1
  • HART-HT2015
    HART 官方资料-HART协议采用基于Bell202标准的FSK频移键控信号,在低频的4-20mA模拟信号上叠加幅度为0.5mA的音频数字信号进行双向数字通讯,数据传输率为1.2kbps。(Official information-HART HART protocol based Bell202 standard frequency shift keying FSK signal at low frequencies 4-20mA analog signal amplitude is 0.5mA superimposed on the two-way audio digital signal digital communication, data transfer rate of 1.2kbps.)
    2013-07-16 17:23:16下载
    积分:1
  • fft1024-verilogCODE
    fft 1024点verilog代码,适用于基-4的FFT算法描述,使用quartus,modelsim,(fftpoint 1024 verilog code)
    2020-12-19 01:59:10下载
    积分:1
  • 直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...
    直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为50MHz,由PLL产生DDFS的工作时钟166.67MHz,地址位宽为24位,频率字为20,相位字为10,RAM用于存储查找表,其地址位宽为10,数据位宽为8。-Direct Digital Frequency Synthesizer ( DDFS) of the VHDL program, the development environment is QuartusII, the system clock to 50MHz, the work of DDFS generated by PLL clock 166.67MHz, address bit-width of 24-bit frequency word is 20, phase word for 10, RAM used to store look-up table, its address is 10 bits wide, the data is 8 bits wide.
    2022-06-17 05:09:27下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载