-
Verilog--HDL
本书是一本关于VERILOG方面的专业书籍，是通往FPGA设计的基础书籍，值得一看。(thsi is a book of VerilogHDL,also a basic book to master.)
- 2016-07-31 13:44:09下载
- 积分：1
-
ppmencoder
一个八位的并行输入，串行输出的编码器；带有开头结尾帧。(It is an encode with eight palallel input and a serial output.)
- 2020-11-23 01:19:34下载
- 积分：1
-
encode
RS（255，223）编码器，已实际运用到产品中(RS (255,223) encoder has actually applied to products)
- 2021-05-13 00:30:02下载
- 积分：1
-
shi01
FPGA上机文件一所以在FPGA中采用同 步设计非常重要 MAX+PLUS II可以计算出数据传输需要(fpga Several of the largest chip operating frequency I would be grateful if the output value of counter FFFFC- FE0FF simulation waveform between the print out (only EPF10K70RC240-4 chips, the maximum allowable Clock frequency)
- 2017-10-24 16:41:14下载
- 积分：1
-
sdram_control
SDRAM控制器 带仿真模型文件 仿真通过(Simulation model file simulation through SDRAM controller)
- 2017-12-07 10:54:24下载
- 积分：1
-
led
LED灯、跑马灯的显示源程序，包括对代码的说明(Display source code LED lights, marquees, including the code specification)
- 2013-01-18 18:20:57下载
- 积分：1
-
I2C
说明： 一种能简单的实现I2C通讯的代码，对于主机和从机之间的通讯讲解的很清楚。(A Code for I2C Communication)
- 2020-06-18 23:20:02下载
- 积分：1
-
ADC
AD转换的Matlab程序，将输入电压转换成时间(脉冲宽度信号)或频率(脉冲频率)，然后由定时器/计数器获得数字值(AD conversion of the Matlab program, the input voltage is converted into a time (pulse width signal) or a frequency (pulse frequency), and then to obtain a digital value by the timer/counter)
- 2012-12-18 11:01:40下载
- 积分：1
-
sram_test
is61lv25616简单的verilog程序，完成sram读写(is61lv25616 simple verilog program, complete sram read and write)
- 2013-07-18 11:16:50下载
- 积分：1
-
dpll
用verilog编写的全数字锁相环，包括鉴相器，模K计数器，加减脉冲模块和分频模块，都经过验证(verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider )
- 2014-04-22 08:36:53下载
- 积分：1
|
联系客服（QQ：3324461878）
