登录
首页 » VHDL » 一组练习,关于VHDL的一些基础的知识和练习可以参考一些具体的问题...

一组练习,关于VHDL的一些基础的知识和练习可以参考一些具体的问题...

于 2022-03-21 发布 文件大小:120.47 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

一组练习,关于VHDL的一些基础的知识和练习可以参考一些具体的问题-A group of exercises, on a number of VHDL-based knowledge and practice can refer to some specific questions

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • nor_flash_core
    Verilog实现的NOR FLASH控制器,基于M25P128开发,功能完整,简洁易懂,自用无问题。(Verilog implementations NOR FLASH controller, based M25P128 development, full-featured, easy to read, for personal use, no problem.)
    2021-03-09 14:09:27下载
    积分:1
  • fpga实例程序代码
    关于FPGA的一些例程,包括CORDIC数字计算机的设计,RS(204,188)译码器的设计等。(Some routines on FPGA include the design of CORDIC digital computers, the design of RS (204188) decoders, etc.)
    2018-07-21 19:08:25下载
    积分:1
  • digital_clock
    说明:  数字钟通过verilog实现,并且支持Modelsim仿真,通过实验验证(The digital clock is implemented by Verilog and supports Modelsim simulation)
    2020-06-18 05:00:02下载
    积分:1
  • VHDL子程序集,包括各种例程资料以及源码.
    VHDL子程序集,包括各种例程资料以及源码.-VHDL subprogram, including a variety of routine information as well as the source.
    2022-07-01 03:40:13下载
    积分:1
  • RobustVerilog_free1.2_win
    RobustVerilog生成verilog工具(RobustVerilog version)
    2021-01-22 18:18:41下载
    积分:1
  • lab7_files
    关于Digilent Atlys Spartan-6 FPGA development board audio ac97的讲解及具体应用的源码(Digilent Atlys Spartan-6 FPGA development board audio of ac97' s presentation as well as the specific application' s source code)
    2013-02-01 11:02:38下载
    积分:1
  • In terms of hardware decimal to binary will be no need to use adder computing th...
    在硬件方面十进制到二进制将不需要采用加法器计算的方式,大大减少了计算时间。
    2022-07-24 14:57:38下载
    积分:1
  • 5408A
    The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The 720-channel source driver has true 6-bit resolution, which (The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The )
    2012-07-16 17:09:15下载
    积分:1
  • The VHDL source code digital clock, you can achieve at school, school grade feat...
    数字钟的VHDL源程序,可以实现校时,校分等功能,并在试验箱上运行成功-The VHDL source code digital clock, you can achieve at school, school grade features, and success in the chamber is running on
    2023-02-06 10:05:04下载
    积分:1
  • Continuous_delay_control_Farrow
    说明:  matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2019-06-14 09:10:59下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载