登录
首页 » VHDL » verlog hdl brushless motor control procedures have been in ModelSim Simulation

verlog hdl brushless motor control procedures have been in ModelSim Simulation

于 2022-03-25 发布 文件大小:195.61 kB
0 42
下载积分: 2 下载次数: 1

代码说明:

verlog hdl无刷电机控制程序,已在modelsim仿真-verlog hdl brushless motor control procedures have been in ModelSim Simulation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog
    说明:  Verilog简易教程,或者说是讲义,清晰易懂,适合初学者入门使用(Layman' s Guide to Verilog, or a lecture, legible entry to use for beginners)
    2010-04-08 16:51:54下载
    积分:1
  • FPGA SDRAM with the operation of the specific see internal note
    用FPGA实现SDRAM的操作,具体操作见内部说明文件-FPGA SDRAM with the operation of the specific see internal note
    2022-01-22 01:54:54下载
    积分:1
  • generate-coordinates
    使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
    2013-08-28 11:03:46下载
    积分:1
  • i2c_master_ip_for_nios
    i2c master ip for altera nios, add in qsys
    2018-03-02 14:50:44下载
    积分:1
  • multi16
    有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。(Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder )
    2013-01-01 14:13:58下载
    积分:1
  • VGA count, PSW2 inverse control is counting? Reduced count, pop
    VGA计数,PSW2控制正逆计数,按下递减计数,弹起正向计数。利用VGA作为输出设备,显示计数值。-VGA count, PSW2 inverse control is counting? Reduced count, pop-up being counted. The use of VGA as the output equipment, revealed count.
    2022-04-17 09:49:34下载
    积分:1
  • Single-CPU
    说明:  简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
    2020-06-16 12:28:32下载
    积分:1
  • callback
    说明:  This is code of UVM CALLBACK function.
    2020-06-24 15:40:02下载
    积分:1
  • VendingMachine
    VHDL Vendingmachine source
    2013-11-02 06:19:46下载
    积分:1
  • EWB
    软件的使用程序并附上开发板的原理图,希望对你是一个很好的帮助!其中内容为:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,(very good)
    2009-03-06 12:54:19下载
    积分:1
  • 696522资源总数
  • 104029会员总数
  • 31今日下载