登录
首页 » VHDL » done, would not have introduced the document on the bar, IEEE1364 standard (open...

done, would not have introduced the document on the bar, IEEE1364 standard (open...

于 2022-03-25 发布 文件大小:1.36 MB
0 156
下载积分: 2 下载次数: 1

代码说明:

做EDA的,就不用介绍这个文件了吧,IEEE1364标准(开放)。-done, would not have introduced the document on the bar, IEEE1364 standard (open).

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • xvrware图书馆Xilinx Inc.
    XVRWARE Library Xilinx Inc. The XVRWARE Synthesis library provides macros and synthesis examples for constructing TMR circuits in VHDL for the Virtex architecture
    2023-07-20 21:50:04下载
    积分:1
  • Reed-Solomon-RS-ENCODE-DECODE
    支持GF(2^n)域的rs编解码,可直接修改参数实现不同方式的RS编码和解码(This program is an encoder/decoder for Reed-Solomon codes.)
    2020-12-31 09:48:58下载
    积分:1
  • proj-ASC
    simple microprocessor that gives the greatest common divisor of 2 (4bit) numbers
    2014-11-05 06:32:53下载
    积分:1
  • 《Verilog HDL 程序设计教程》3
    《Verilog HDL 程序设计教程》3-"Verilog HDL Design Guide" 3
    2023-02-08 02:25:03下载
    积分:1
  • 7_ImageEnhance
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像增强处理,平滑,锐化,滤波(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image enhancement, smoothing, sharpening, filtering)
    2020-10-20 21:07:24下载
    积分:1
  • generate-white-noise-with-fpga
    一共7篇文章,介绍了使用fpga产生任意分布白噪声的方法,值得借鉴(A total of seven articles, describes using fpga to generate arbitrary distribution of white noise, it is worth learning)
    2012-12-21 16:41:35下载
    积分:1
  • Variable Reduction Testbench通过对变量进行相关性分析来实现减少变量的目的。...
    Variable Reduction Testbench通过对变量进行相关性分析来实现减少变量的目的。-Variable Reduction Testbench is a MATLAB module that allows the application of several methods for variable reduction based on correlation analysis
    2022-03-21 18:04:20下载
    积分:1
  • float_multi
    说明:  FPGA Verilog浮点数乘法运算,采用单精度浮点型小数格式,运算结果精度可设置,可封装成IP核(FPGA Verilog floating-point multi operation, using single precision floating-point decimal format, the accuracy of the operation results can be set, can be packaged into IP core)
    2020-07-02 01:20:01下载
    积分:1
  • DIGITAL-PID
    Use verilog language design DIGITAL-PID source
    2016-12-26 09:41:15下载
    积分:1
  • Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...
    基于状态图的光电编码器4倍频vhdl程序,输入相位差90度的两相,输出倍频和方向信号-Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, enter a 90-degree phase difference of two-phase, frequency and direction of the output signal
    2022-03-17 02:46:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载