登录
首页 » VHDL » done, would not have introduced the document on the bar, IEEE1364 standard (open...

done, would not have introduced the document on the bar, IEEE1364 standard (open...

于 2022-03-25 发布 文件大小:1.36 MB
0 137
下载积分: 2 下载次数: 1

代码说明:

做EDA的,就不用介绍这个文件了吧,IEEE1364标准(开放)。-done, would not have introduced the document on the bar, IEEE1364 standard (open).

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Noc
    说明:  credit base network on chip(network on chip (noc))
    2020-06-19 11:40:02下载
    积分:1
  • M序列?¨
    生成一个M伪随机序列码,在ISE平台上可跑通(Generate an M Pseudo-Random Sequence Code which runs on ISE platform)
    2019-05-05 15:54:38下载
    积分:1
  • Altera FIFO的多极级联,实现多个FIFO之间的数据传输。
    Altera FIFO的多极级联,实现多个FIFO之间的数据传输。-Altera FIFO multi-polar cascading between multiple FIFO data transmission.
    2022-03-17 08:34:07下载
    积分:1
  • FSK调制通信系统的程序,比较实用,包括有限..
    通信系统的FSK调制程序,比较实用,包括完整的工程-FSK modulation communication system procedures, more practical, including the complete works
    2023-01-02 07:10:03下载
    积分:1
  • xspUSB
    关于usb调试相关测试 代码,用于测试和适配等(usb coding for testing , verigy, for studing usb and fpga)
    2020-06-22 23:00:01下载
    积分:1
  • the-verilog-code-of-can-usb-i2c
    CAN总线,I2C,USB等的FPGA实现源码(CAN bus, I2C, USB, etc. FPGA implementation source)
    2012-12-15 01:25:33下载
    积分:1
  • AM-modulated-learning-ladder
    AM modulated learning ladder
    2015-07-15 09:42:45下载
    积分:1
  • 16QAM-modulation-based-on-FPGA
    基于FPGA的16QAM调制程序,基于verilog开发环境(16QAM modulation program based on FPGA-based development environment verilog)
    2014-05-07 14:05:25下载
    积分:1
  • exp12
    说明:  浙江大学计算机组成实验12指令扩展多周期CPU实现(The implementation of 12 instruction extended multi cycle CPU in Computer Composition Experiment of Zhejiang University)
    2020-10-09 16:17:35下载
    积分:1
  • 8位乘法器的VHDL代码
    资源描述该乘法器可用于过滤器,算术运算和;
    2022-08-14 19:11:01下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载