登录
首页 » VHDL » 24秒倒计时系统(有跑马灯) 利用CPLD

24秒倒计时系统(有跑马灯) 利用CPLD

于 2022-03-26 发布 文件大小:284.75 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

24秒倒计时系统(有跑马灯) 利用CPLD-24 seconds remaining systems (5,250) using CPLD

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • encode
    RS(255,223)编码器,已实际运用到产品中(RS (255,223) encoder has actually applied to products)
    2021-05-13 00:30:02下载
    积分:1
  • SDRAM
    verilog编写的SDRAM实验,有串口调试助手和相关资料!!!!!!!!!!!!!!!!!!!!!(Verilog prepared by the SDRAM experiment, a serial debugging assistant and related information!!!!!!!!!!!!!!!!!!!!!)
    2014-09-13 11:24:46下载
    积分:1
  • 用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35...
    用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35-Using FPGA to achieve the VGA interface program, the language used is VHDL hardware description language, we can see under the light of the devices used are Altera EP2c35
    2023-09-07 02:45:04下载
    积分:1
  • chuankou
    说明:  本实验为UART回环实例,实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx,以及时钟产生模块clk_div。uart_rx将收到的包解析出8位的数据,再传送给 uart_tx发出,形成回环。参考时钟频率为100MHz,波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
    2020-06-24 01:40:02下载
    积分:1
  • FPGA DDS
    使用DE2实现DDS,步骤简单,配置管脚可自查看(Using DE2 to realize DDS, the steps are simple and the pins can be self-checked.)
    2020-06-23 10:00:01下载
    积分:1
  • ADV7180
    files describe how to configure an ADV7180
    2010-03-17 22:49:23下载
    积分:1
  • sd_vga_photo
    fpga读取sd卡内容并且通过vga接口在显示器上显示图片(fpga read sd card contents and by vga interface to display pictures on the monitor)
    2016-04-18 13:53:44下载
    积分:1
  • Chapter7-Sample
    SAA7113 FPGA开发实例,非常经典(The SAA7113 FPGA development examples, very classic)
    2012-12-06 17:00:25下载
    积分:1
  • 24_LCD12864_DISPLAY
    基于altera公司的fpga的lcd12864显示字符汉字的模块,模块接口简单易于复用。(Altera fpga-based company s lcd12864 display kanji character module, the module interface is simple and easy to reuse.)
    2014-03-27 13:44:09下载
    积分:1
  • 8B10B
    以太网PHY层中的组成部分 8B10B编码器(Part of the Ethernet PHY layer in 8B10B encoder )
    2021-01-27 09:18:42下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载