登录
首页 » VHDL » PS2键盘控制程序实验的内容是用EDK建一个简单的系统并加入自定义的外设(一个ps2键盘控制器) 当键盘按下时会有相应的键扫描码输出显示到PC终端...

PS2键盘控制程序实验的内容是用EDK建一个简单的系统并加入自定义的外设(一个ps2键盘控制器) 当键盘按下时会有相应的键扫描码输出显示到PC终端...

于 2022-03-26 发布 文件大小:4.89 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

PS2键盘控制程序实验的内容是用EDK建一个简单的系统并加入自定义的外设(一个ps2键盘控制器) 当键盘按下时会有相应的键扫描码输出显示到PC终端 -PS2 keyboard to control the content of the experimental procedure is used EDK build a simple system and add custom peripherals (a ps2 keyboard controller) when the keyboard is pressed the corresponding button will scan code to the PC terminal output shows

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SASX
    Use of Kalman and EKF on two-phase permanent magnet synchronous motor of the state estimate CDCDCDCDCCC
    2020-06-24 11:40:02下载
    积分:1
  • dspbuilder_manul
    这份文献主要介绍了dsp builder 8.0的功能及使用手册,介绍了如何和matlab一起使用的步骤。(This literature focuses on the dsp builder 8.0 features and user manual describes how to matlab and used in conjunction with steps.)
    2009-10-17 21:00:41下载
    积分:1
  • Svpwmm
    Verilog HDL 写的SVPWM 算法的实现,使用的是altera 风暴系列的FPGA,占用资源1w+逻辑宏单元(Verilog HDL ,SVPWM)
    2021-05-14 17:30:02下载
    积分:1
  • [verilog]dcfifo_256x32
    双时钟域FIFO(This is self-defined Dual-Clock FIFO, using logic lut resources. Dual-Clock FIFO, Depth: 256 Width: 32 USEDW: Y FULLL:Y EMPTY:Y)
    2017-05-10 13:25:41下载
    积分:1
  • verilog full case and paralel case directive usage
    verilog full case and paralel case directive usage
    2022-05-28 07:00:24下载
    积分:1
  • AM-modulated-learning-ladder
    AM modulated learning ladder
    2015-07-15 09:42:45下载
    积分:1
  • mipi_phy
    mipi传输,用于新型图像传感器的传输问题(MIPI transmission, new image sensors for the transmission problem)
    2009-02-13 12:02:40下载
    积分:1
  • UART to send the complete procedure, including the complete source code of nucle...
    UART的完整发送程序,包括完整的工程核源代码。-UART to send the complete procedure, including the complete source code of nuclear engineering.
    2022-01-28 15:16:09下载
    积分:1
  • Comparator for Quartus
    Comparator for Quartus
    2022-06-21 21:12:14下载
    积分:1
  • DDC
    verilog语言实现的数字下变频设计。 在ALTERA的QUARTUS ii下实现。实用,好用。(Verilog language implementation of the digital down-conversion design. ALTERA at the implementation of QUARTUS ii. Practical, easy to use.)
    2009-03-23 20:42:56下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载