登录
首页 » VHDL » FREEDEV数字应用开发板上的I2C总线IP核的verilog描述

FREEDEV数字应用开发板上的I2C总线IP核的verilog描述

于 2022-03-28 发布 文件大小:224.83 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

FREEDEV数字应用开发板上的I2C总线IP核的verilog描述-FREEDEV digital application development board I2C bus IP core verilog description of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • multiply
    由verilog编写的乘法器,通过两个文件的调用实现。由于子模块的调用使得程序简化了许多。(Prepared by the Verilog multiplier, through the realization of the two documents call. As the sub-modules to simplify the procedure call makes a lot.)
    2008-12-30 20:51:33下载
    积分:1
  • 这是一本介绍FPGA设计过程中关键问题的资料书,对参加面试或工程设计有一定帮助
    这是一本介绍FPGA设计过程中关键问题的资料书,对参加面试或工程设计有一定帮助-This is an FPGA design process, introduce the key issues of information written on the interview or take part in engineering design has a certain extent, help
    2023-07-26 21:05:03下载
    积分:1
  • PipelineSim
    一个计算机原理课程设计的作业,5级流水线CPU,指令集到代码均为自己设计,有最终报告文档,组建说明,并行除法,16位字长,定长指令,Verilog源代码,顶层设计图。结构简单,冲突解决方式也很简单,代码量小。(A computer theory course design work, five pipelined CPU, instruction set to the code are design, the final report documents the formation of parallel division, 16-bit word length, fixed-length instructions, Verilog source code, top level design. Simple structure, conflict resolution is also very simple, a small amount of code.)
    2012-06-24 22:19:14下载
    积分:1
  • hdmi
    说明:  HDMI协议的Verilog实现,通过对RGB三个通道分别进行TMDS编码完成,纯原创代码(Verilog implementation of HDMI protocol, through TMDS coding of RGB three channels, pure original code)
    2020-07-28 16:58:46下载
    积分:1
  • mealy fsm 和moore fsm
    mealy fsm å’Œmoore fsm-mealy Fsm and moore Fsm
    2023-04-04 18:30:04下载
    积分:1
  • FPGA_SSI
    说明:  文档中的verilog代码实现了FPGA与SSI总线的数据协议链接(Verilog code in the document of the FPGA data bus protocol and SSI links)
    2021-04-19 17:08:51下载
    积分:1
  • 自己写得一个关于sine(32X24)的程序
    自己写得一个关于sine(32X24)的程序-own written on a sine (32X24) procedures
    2022-02-28 22:21:58下载
    积分:1
  • 四位除法器的VHDL源程序
    四位除法器的VHDL源程序-four division of VHDL source
    2022-01-27 20:04:11下载
    积分:1
  • M_M
    此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
    2013-08-29 21:36:37下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载