-
modelsim设计的可调占空比的方波程式
modelsim设计的可调占空比的方波程式-modelsim designed adjustable duty cycle of the square wave program
- 2022-09-02 05:05:03下载
- 积分：1
-
P2S
Parallel to Serial converter Module
- 2013-07-27 18:06:44下载
- 积分：1
-
prueba
Test for VHDL just a student version
- 2016-11-17 18:49:33下载
- 积分：1
-
SAP
SAP-1硬件描述语言（使用Verilog语言）
- 2023-06-14 11:45:03下载
- 积分：1
-
ad706_verilog
AD706在Sparten6使用的FPGA代码，测试通过(AD706 FPGA Code In Sparten6)
- 2017-02-06 10:39:29下载
- 积分：1
-
TEXTIO_Import_txt_Matlab
将FPGA设计仿真结果数据写入到txt记事本中，然后通过Matlab读取txt中的数据并显示图像(write the FPGA simulation result data into textbook,and read these data from textbook and display image in Matlab)
- 2012-12-28 13:42:57下载
- 积分：1
-
verilog编写的计算百分比模块
verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
- 2022-01-31 18:38:18下载
- 积分：1
-
UART_RX_
fpga串口的发送程序基于verilog语言拿走不用谢。(The sending program of FPGA serial port is based on Verilog language.)
- 2020-06-18 04:00:01下载
- 积分：1
-
mp3decoder
verilog实现mp3解码程序，包括testbench(mp3 decoder verilog implementation procedures, including the testbench)
- 2020-12-31 15:38:59下载
- 积分：1
-
widgets
CSS配合jquery制作完美漂亮的时钟，貌似在IE8下时钟不能获取时间啊！支持ie9、chrome、safari、firefox、opera （Chrome显示效果最佳，IE9下时钟无法工作）日历和骰子是原创，CSS3时钟并非原创但经过改良支持opera。数字日历的兼容性不错，圆形时钟就差点了，也希望一起交流，共同改进。(CSS with the jquery make perfect beautiful clock, seemingly in IE8 under the clock can not get the time ah! Support ie9, chrome, safari, firefox, opera (Chrome show the best results, the clock does not work under IE9) calendar and dice is original, CSS3 clock is not original but after improved support opera. Digital calendar compatibility is good, almost round the clock on, and also hope together, and work together to improve.)
- 2014-10-31 09:25:37下载
- 积分：1
