-
clock
软件开发环境:ISE 7.1i 仿真环境:ModelSim SE 6.0 1. 多功能数字钟(Software development environment: ISE 7.1i simulation environment: ModelSim SE 6.0 1. Multi-function digital clock)
- 2009-03-22 12:44:34下载
- 积分:1
-
VHDL-DDS
基于FPGA的DDS信号源设计,32位相位累加器,产生可调频率(FPGA-based DDS signal source design, 32-bit phase accumulator to generate tunable frequency)
- 2013-06-27 15:16:15下载
- 积分:1
-
Uart2Sdram2TFT_sobel
说明: 使用FPGA实现sobel边缘检测的图像处理算法,更改后可直接使用在自己的系统上。(FPGA is used to implement the image processing algorithm of Sobel edge detection, which can be directly used in its own system after change.)
- 2019-12-30 19:40:45下载
- 积分:1
-
超大规模集成电路的VHDL基本编码…………
- 2022-03-26 19:32:17下载
- 积分:1
-
code
代码文件夹:
ARVI_FSM.v为顶层文件,用于模拟时用。
dataHex.dat 为模拟输入文件(只有10行,象征的意思。实际我们模拟时,dataHex.dat文件足有1个多GB)
dataFormat.dat为输入文件对应的带格式的文件
使用modelsim模拟时,将dataHex.dat名字改为CPUContext.txt
结果:
result.txt
(Code folder: ARVI_FSM.v for top-level documents used for the simulation. dataHex.dat for analog input files (only 10 line, the meaning of the symbol. actual simulation we, dataHex.dat documents have more than one full GB) dataFormat.dat for the input file the corresponding file with modelsim simulation used to dataHex.dat name to CPUContext.txt results: result.txt)
- 2009-06-21 19:14:37下载
- 积分:1
-
FPGA_实时时钟设计
通过配置DS1302芯片来实现实时时钟的监测,我们通过通过控制2个按键来选择我们要在数码管上显示的时间,按下按键1我们来显示周几,按下按键2来显示年月日,不按显示时分秒,这样显示复合我们的数字表的显示(By configuring DS1302 chip to monitor the real-time clock, we select the time that we want to display on the digital tube by controlling 2 keys. Press key 1 to show the week, press the key 2 to show the year and month, not according to the display time, so that the display of the display of the display of our digital table.)
- 2020-10-22 15:17:23下载
- 积分:1
-
dianzhen
fpga实验板上16*16点阵显示汉字的程序-翻译结果fpga实验板上16*16点阵显示汉字的程序(Experimental fpga board 16* 16 dot matrix display Chinese program- translation results fpga experimental board 16* 16 dot matrix display Chinese characters in the program)
- 2013-12-24 16:28:00下载
- 积分:1
-
verilog easy to achieve CPI general
verilog实现的简易通用型CPI接口-verilog easy to achieve CPI general-purpose interface
- 2022-11-22 16:45:03下载
- 积分:1
-
数字钟
数字钟(Digital clock)
- 2018-02-27 21:34:28下载
- 积分:1
-
VHDL的食谱
The VHDL Cookbook
First Edition
July, 1990
Peter J. Ashenden
Dept. Computer Science
University of Adelaide
South Australia
- 2023-02-13 13:30:04下载
- 积分:1