登录
首页 » VHDL » 用于FPGA的反量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...

用于FPGA的反量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...

于 2022-04-08 发布 文件大小:13.03 kB
0 65
下载积分: 2 下载次数: 1

代码说明:

用于FPGA的反量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-FPGA used to quantify anti-HDL coding algorithms, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 上海大学 Verilog PPT 适合初学者看 推荐
    上海大学 Verilog PPT 适合初学者看 推荐 -Shanghai University Verilog PPT look recommended for beginners
    2022-04-19 13:38:15下载
    积分:1
  • word_aligner_8bit_test
    说明:  CMV2000的对齐模块,适用于其他对齐模块,自行修改(CMV2000 alignment module, suitable for other alignment modules, self-modifying)
    2020-06-16 07:00:01下载
    积分:1
  • utmi
    说明:  介绍USB PHY接口中的UTMI接口, 对使用Verilog进行USB接口编程具有帮助。(This paper introduces UTMI interface in USB PHY interface. It is helpful for programming USB interface with Verilog.)
    2021-03-17 21:39:21下载
    积分:1
  • kouyu
    考研复试口语,适合计算机专业考研复试口语专业课(Traditional Interview spoken, spoken for Specialized Computer Traditional Interview)
    2011-04-26 16:05:11下载
    积分:1
  • FPGA based implementation of a SDR
    FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.
    2022-12-18 09:05:03下载
    积分:1
  • File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...
    文件名:ADC0809.vhd功能:基于VHDL语言,实现对ADC0809简单控制说明:ADC0809没有内部时钟,需外接10KHz~1290Hz的时钟号,这里由FPGA的系统时钟(50MHz)经256分频得到clk1(195KHz)作为ADC0809转换工作时钟。-File name: ADC0809.vhd features: Based on the VHDL language, easy to control implementation of the ADC0809 Description: ADC0809 internal clock does not need external 10KHz ~ 1290Hz clock number, here by the FPGA system clock (50MHz) frequency by 256 points to be clk1 (195KHz ) as the conversion ADC0809 clock job.
    2023-07-04 18:20:03下载
    积分:1
  • Hilbert
    说明:  基于altera fpga的fir IP核实现希尔伯特变换,有matlab仿真(Based on Altera FPGA fir IP core to achieve Hilbert transform, matlab simulation)
    2020-10-05 11:27:38下载
    积分:1
  • qspi
    qspi接口控制,指令包括spi、dual spi、quad spi,通过验证,供参考(Qspi interface control, including spi, dual spi, quad spi, for reference.)
    2021-03-07 12:59:30下载
    积分:1
  • clock_FPGA_verilog
    简易电子钟的设计(verilog HDL)(Simple design of the electronic clock (verilog HDL))
    2012-11-03 10:35:49下载
    积分:1
  • crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,
    crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,-CRC check, certified correct, you can download directly, there are deficiencies can correct me,
    2022-10-07 11:55:03下载
    积分:1
  • 696518资源总数
  • 104225会员总数
  • 32今日下载