登录
首页 » VHDL » File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...

File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...

于 2023-07-04 发布 文件大小:1.13 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

文件名:ADC0809.vhd功能:基于VHDL语言,实现对ADC0809简单控制说明:ADC0809没有内部时钟,需外接10KHz~1290Hz的时钟号,这里由FPGA的系统时钟(50MHz)经256分频得到clk1(195KHz)作为ADC0809转换工作时钟。-File name: ADC0809.vhd features: Based on the VHDL language, easy to control implementation of the ADC0809 Description: ADC0809 internal clock does not need external 10KHz ~ 1290Hz clock number, here by the FPGA system clock (50MHz) frequency by 256 points to be clk1 (195KHz ) as the conversion ADC0809 clock job.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pc104vhdl_change
    PC104总线的CPLD代码,调试已经通过,可以修改应用到其他的工程(PC104 bus CPLD code, debugging has been passed, you can modify the application to other engineering 示例用法:)
    2013-08-29 12:07:43下载
    积分:1
  • sender的verilog 利用fpga实现
    sender的verilog 利用fpga实现-sender using the Verilog FPGA realize
    2022-05-26 20:43:04下载
    积分:1
  • E1(一级欧洲传输标准)的VHDL
    E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)vhdl
    2022-04-22 01:03:35下载
    积分:1
  • veye_mipi
    说明:  1、 例程功能VEYE-290-LVDS模组视频接入演示。(显示设备必须支持1080p/30或1080p/25的帧率) Veye模组—>MIA701开发板—>HDMI显示设备 2、 本例程硬件平台 MIA701-PCIE开发板,FPGA芯片:XC7A100TFGG484 3、 软件平台Vivado2018.1。 4、 附件含开发板原理图(底板+核心板)(1. Video access demonstration of routine function VEYE-290-LVDS module. (Display devices must support 1080p/30 or 1080p/25 frame rates) Veye Module - > MIA701 Development Board - > HDMI Display Equipment 2. The hardware platform of this routine MIA701-PCIE development board, FPGA chip: XC7A100TFG484 3. Software platform Vivado 2018.1. 4. Appendix contains schematic diagram of development board (bottom + core board))
    2019-04-01 11:08:04下载
    积分:1
  • A-law Encoder (VHDL)
    2022-01-21 03:32:31下载
    积分:1
  • 此程序基于ADC0809,它是CMOS的8位A/D转换器,片内有8路模拟开关,可控制8个模拟量中的一个进入转换器中。...
    此程序基于ADC0809,它是CMOS的8位A/D转换器,片内有8路模拟开关,可控制8个模拟量中的一个进入转换器中。-Connection between ADC 0809, it was the eight CMOS A/D converters. Tablets containing eight analog switches, control eight of analog converters enter a Chinese.
    2023-07-11 04:50:03下载
    积分:1
  • 分别用分频比交错法及累加器分频法完成非整数分频器设计。...
    分别用分频比交错法及累加器分频法完成非整数分频器设计。-Points were staggered method and frequency than the frequency accumulator law to complete the design of non-integer divider.
    2022-01-25 23:28:15下载
    积分:1
  • 是使用VHDL语言编写的基于FPGA的uart的源代码!
    是使用VHDL语言编写的基于FPGA的uart的源代码!-VHDL language is to use FPGA-based uart source code!
    2022-07-10 13:34:40下载
    积分:1
  • emmc_cmd_interface_module
    emmc控制芯片CMD命令线主机接口模块,(emmc control chip CMD command line host interface module)
    2021-02-09 11:19:53下载
    积分:1
  • hdb3a
    快速实现HDB3码与普通码二进制码的转换,方便学习与了解HDB3码的转换(Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion)
    2020-11-09 15:09:48下载
    积分:1
  • 696516资源总数
  • 106478会员总数
  • 6今日下载