登录
首页 » VHDL » File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...

File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...

于 2023-07-04 发布 文件大小:1.13 kB
0 111
下载积分: 2 下载次数: 1

代码说明:

文件名:ADC0809.vhd功能:基于VHDL语言,实现对ADC0809简单控制说明:ADC0809没有内部时钟,需外接10KHz~1290Hz的时钟号,这里由FPGA的系统时钟(50MHz)经256分频得到clk1(195KHz)作为ADC0809转换工作时钟。-File name: ADC0809.vhd features: Based on the VHDL language, easy to control implementation of the ADC0809 Description: ADC0809 internal clock does not need external 10KHz ~ 1290Hz clock number, here by the FPGA system clock (50MHz) frequency by 256 points to be clk1 (195KHz ) as the conversion ADC0809 clock job.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 傅里叶变化
    快速付里叶变换子程序所需 RAM 空间以输入的首地址为基址,向增加的方向扩展(Fast Fourier Transform subroutine RAM space required to input the first address of the site was to increase the direction of expansion)
    2005-08-03 16:04:51下载
    积分:1
  • VHDL prepared by the FIR filter source for Embedded designers have a good role i...
    VHDL语言编写的FIR滤波器源码 对于嵌入式设计者有很好的指导作用 -VHDL prepared by the FIR filter source for Embedded designers have a good role in guiding
    2022-06-17 20:08:46下载
    积分:1
  • 位同步实验程序参考bitsynchro
    自己写的位同步实验程序参考,该算法需要发送和接收方的频率比较稳定时,可以很快地达到位同步,且十分稳定。位同步是通信技术的基础之一,希望对大家学习有所帮助。(The program is a reference used for bitsynchro writed by myself.When the both send s and receive s frequency are stable,the program can reach bitsynchro fastly.)
    2013-02-01 11:21:03下载
    积分:1
  • dds
    基于DDS的信号源设计(包括三角波、正弦波、方波)(Design of signal source based on DDS)
    2018-01-01 18:06:51下载
    积分:1
  • qam_64
    64QAM调制,采用硬件语言verilog实现,其中调用了DDS的IP核(64QAM modulation, using language verilog hardware implementation, which is called the IP core of the DDS)
    2021-03-02 23:29:33下载
    积分:1
  • 8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4...
    8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs-eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion
    2023-07-28 13:55:03下载
    积分:1
  • 基于Verilog的数码管模拟扫描程序,分为两种显示方式,一种是数码管逐个显示,另一个是所有数码管一起显示。...
    基于Verilog的数码管模拟扫描程序,分为两种显示方式,一种是数码管逐个显示,另一个是所有数码管一起显示。-Verilog-based digital control analog scanning procedures, two types of display, a digital control-by-show, and the other is with all digital tube display.
    2022-02-22 11:51:58下载
    积分:1
  • bayer_3RGB_interpolation
    一个基于FPGA用verilogHDL设计的bayer格式转RGB格式的模块,本人设计(a code used for bayer_3RGB_interpolation ,which based on FPGA by verilogHDL)
    2011-12-25 21:58:05下载
    积分:1
  • GTX4
    光纤发送接收模块,verilog编写,主要用于光纤的发送和接收,波长1310nm(Fiber optic transmitter receiver module, verilog written primarily for transmitting and receiving the optical fiber, wavelength 1310nm)
    2016-06-28 14:06:40下载
    积分:1
  • 并串转换
    利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。
    2023-06-03 10:20:03下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载