登录
首页 » VHDL » 多进制数字频率调制(MFSK)系统VHDL程序

多进制数字频率调制(MFSK)系统VHDL程序

于 2022-04-13 发布 文件大小:936.00 B
0 109
下载积分: 2 下载次数: 1

代码说明:

多进制数字频率调制(MFSK)系统VHDL程序-Multi-band digital frequency modulation (MFSK) system VHDL procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 05_fifo_test
    说明:  FIFO: First in, First out 代表先进的数据先出,后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO,根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)
    2021-04-08 22:19:20下载
    积分:1
  • 6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形...
    6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形-6-channel sine wave generator, resulting in frequency, phase, amplitude of the sinusoidal waveform are adjustable
    2022-10-22 04:00:03下载
    积分:1
  • 用VerilogHDL进行频率生成器。
    yong VerilogHDL yu yan bianxie de pinlv fa sheng qi,shi yong ISE ruan jian da kai.-Used VerilogHDL to make a frequency builder.
    2022-01-21 03:50:48下载
    积分:1
  • FIFO design
    FIFo参考设计16x32 FIFO with simultaneous read/write operations.-FIFO design-16x32 FIFO with simultaneous read/write operations.
    2022-03-30 00:49:06下载
    积分:1
  • 这是一个简单的除法器(32bit/16bit),采用移位相减法
    这是一个简单的除法器(32bit/16bit),采用移位相减法-This is a simple divider (32bit/16bit), using phase shift subtraction
    2022-07-06 17:00:38下载
    积分:1
  • utmi
    介绍USB PHY接口中的UTMI接口, 对使用Verilog进行USB接口编程具有帮助。(This paper introduces UTMI interface in USB PHY interface. It is helpful for programming USB interface with Verilog.)
    2021-03-17 21:39:21下载
    积分:1
  • Can be directly used for engineering applications of CRC checksum inside VHDL co...
    可以直接用于工程应用的crc校验VHDL编码 里面有详细的规格书-Can be directly used for engineering applications of CRC checksum inside VHDL code has detailed specifications
    2022-08-03 19:10:27下载
    积分:1
  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • e_BIU
    isa MEMORY PLAN eu biu asm
    2020-06-25 19:20:02下载
    积分:1
  • MyPCICard
    是用于pci开发的核,可以将硬件的信息映射到然间上来 节省出开发人员用于了解硬件的时间 (Pci developed for nuclear, hardware information can be mapped to the inter-ran up to save the developers time to understand the hardware)
    2008-08-10 19:49:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载