-
HDB3modelsim
HDB3编码通过verilog实现，通过modelsim仿真(HDB3 coding is implemented by Verilog and simulated by Modelsim)
- 2020-06-18 05:20:02下载
- 积分：1
-
VHDLFIR
1 由matlab计算FIR数字滤波器的滤波系数；
2 用VHDL语言设计逻辑电路，再通过QUARTUS II 软件，将各个模块的电路封装成期间，在顶层设计中通过连线，完成整个系统。
(matlab
VHDL
QUARTUS )
- 2016-05-15 12:49:30下载
- 积分：1
-
FPGA_UART
用Verilog语言实现的FPGA UART独立收发模块
思路简单，代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond.
功能：串口收到数据后立即回传，此后每一秒串口数据+1再发送。(Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.)
- 2011-10-03 13:18:56下载
- 积分：1
-
11-07-11
AD9910实现脉冲内线性调频信号，仅供参考(AD9910 to achieve linear FM pulse signal, for reference only)
- 2013-09-16 10:52:00下载
- 积分：1
-
facman
一款在Verilog实现的吃豆人游戏，采用VGA接口，在Nexys3开发板上运行无误。(A pac-man game implemented via Verilog, using VGA interface, perfectly run on Nexys 3)
- 2021-03-31 07:39:09下载
- 积分：1
-
用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的
用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的-Using Verilog language organ procedures. GW48 teaching experiment with simulation boxes
- 2022-03-01 23:12:48下载
- 积分：1
-
8-Multipliers
国外大学上课用PPT。关于乘法器架构，实现，优化，有booth算法的具体实例。(Foreign university classes PPT. About multipliers architecture, implementation, optimization, there is a specific instance of the booth algorithm.)
- 2012-12-06 21:57:36下载
- 积分：1
-
基于FPGA 的usb传输
利用FPGA实现USB芯片CY7C68013与上位机的进行通信的系统，代码采用VHDL语言实现，利用状态机实现FPGA控制USB的数据传输，传输时序采用SLAVE FIFO实现
- 2022-03-05 23:47:35下载
- 积分：1
-
can_init
说明： 通过SPI接口实现FPGA和MCP2515独立CAN芯片通信，功能使用modelsim仿真，实现了配置、接收、发送功能。(The communication between FPGA and MCP2515 independent can chip is realized by SPI interface. The function is simulated by Modelsim, and the function of configuration, receiving and sending is realized.)
- 2020-12-30 09:28:59下载
- 积分：1
-
采用VHDL编写的一个简单的UART
采用VHDL编写的一个简单的UART-using VHDL prepared a simple UART
- 2022-03-05 06:29:41下载
- 积分：1
