登录
首页 » VHDL » 初学verilog HDL时 找的好资料 大家共享

初学verilog HDL时 找的好资料 大家共享

于 2022-04-16 发布 文件大小:665.44 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

初学verilog HDL时 找的好资料 大家共享-Beginners should try to find a good share information

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fft
    FPGA实现FFT算法的源代码及工程文件,此工程为ISE工程项目。有详细的说明,可以运行。(FPGA Implementation of FFT algorithm source code and project files, this works for the ISE project. There are detailed instructions, you can run.)
    2013-10-12 17:21:32下载
    积分:1
  • 一个以太网卡的硬件描述,可以参考进行设计网卡芯片。
    一个以太网卡的硬件描述,可以参考进行设计网卡芯片。-an Ethernet card hardware description, reference card chip design.
    2023-08-18 05:00:03下载
    积分:1
  • CycloneIIFPGA chip
    基于cycloneIIFPGA芯片Ep2c5t144c8的解调程序,用VHDL语言生成-CycloneIIFPGA chip-based demodulation Ep2c5t144c8 procedures, using VHDL language generation
    2023-05-02 05:35:04下载
    积分:1
  • motor
    步进电机驱动,32等级速度,带加减速度控制。verilog编写。(step motor driver,32 level speed.)
    2020-12-09 16:29:19下载
    积分:1
  • hamming
    verilog语言实现一个CPU,汇编程序实现汉明编码功能,输入11位代码,输出15位编码结果。(Verilog language to achieve a CPU, assembler to achieve Hamming coding function, enter 11 bit code, output 15 bit encoding results.)
    2020-07-03 14:00:01下载
    积分:1
  • I2S_2
    that file is different I2S example
    2014-11-27 06:39:52下载
    积分:1
  • DDS_DAC_Output
    说明:  本工程使用A7系列FPGA产生DDS,用DAC0832进行正弦电压输出(In this project, A7 series FPGA is used to generate DDS, and DAC0832 is used for sinusoidal voltage output)
    2019-05-06 10:05:10下载
    积分:1
  • jitter_eliminate
    verilog描述的实用消抖电路,采用三个D触发器和一个JK触发器。使用emacs编写源文件,iverilog仿真通过,内有png仿真图像截屏(verilog description of the practical elimination shake circuit, using three D flip-flop and a JK flip-flop. Prepared source files using the emacs , iverilog simulation adopted, within the simulation images png screenshots)
    2009-11-24 15:51:44下载
    积分:1
  • RISC
    说明:  RISC全部源码,包含仿真文件,使用makefile脚本编写,能通过vcs编译(RISC all source code, including simulation files, using makefile script, can be compiled through VCS)
    2020-04-14 22:10:52下载
    积分:1
  • one_2017_v2
    说明:  一个编码解码系统,其中包含一个信号发生器(用查找表方式实现)、一个m序列生成器(用来编码和解码用)、一个FiFo队列用来做缓存以及用串口方式进行收发读取数据。(An encoding and decoding system, which includes a signal generator (implemented by look-up table), an m-sequence generator (used for encoding and decoding), a FIFO queue for caching, and a serial port for receiving, transmitting and reading data.)
    2021-03-15 18:24:40下载
    积分:1
  • 696516资源总数
  • 106457会员总数
  • 15今日下载