登录
首页 » Verilog » 曼彻斯特编码和解码

曼彻斯特编码和解码

于 2022-04-16 发布 文件大小:39.57 kB
0 128
下载积分: 2 下载次数: 2

代码说明:

它包含了曼彻斯特编码和解码的Verilog文件。它解释了曼彻斯特编码方案和解码方案的基本原则1553总线结构。它给人的主意,还写Verilog代码

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LightControl
    说明:  经典的雷鸟车灯控制电路设计,各大高校实验必做题目(Thunderbird classic light control circuit design, major colleges and universities must do experimental subjects)
    2011-03-05 09:49:32下载
    积分:1
  • imports
    displayport 参考设计,可以对比自己工程做验证,另有参考设计XAPP1178未找到,采用方案为DP159 + Artix7 FPGA(xilinx displayport sink design)
    2021-01-11 16:58:50下载
    积分:1
  • 子带编码,在Verilog SPIHT算法
    文件包含
    2022-01-25 21:51:55下载
    积分:1
  • bark_filter_banks
    自写的巴克频带滤波器组代码,生成频带滤波器组。内涵debug:输出生成的滤波器(Barker band filter bank code that generates band filter bank. Connotation debug: output generated filter)
    2013-08-26 13:55:18下载
    积分:1
  • signal-processing-matlab
    信号处理中所用到的matlab程序,包括LFM,NLFM,BPSK,QPSK等等。(Matlab procedures used in signal processing, including LFM, NLFM, BPSK, QPSK, and so on.)
    2012-11-01 00:55:18下载
    积分:1
  • Four-controllable-counter
    说明:  功能是(用Verilog语言的,内有比较详细的注释): (1)计数器的功能是从0到9999计数,并能以十进制数的形式在七段数码管上显示出来(包括七段数码管显示模块). (2)该计数器有一个1个nclr和一个adj_plus端,在控制信号的作用下(见下表),计数器具有复位、增或减计数、暂停的功能。编写以上的程序的完整模块. 计数器的功能表 nclr adj_minus 功 能 0 0 复位为0 0 1 递增计数 1 0 递减计数 1 1 暂停计数 (Function is (with Verilog language, the more detailed comments): (1) counter function is from 0 to 9999 counts, and are able to form a decimal number on the seven-segment LED display (including the seven-segment LED display module). (2) The counter has a one nclr and a adj_plus side, under the action of the control signal (see below), the counter has reset, increase or decrease of count pause function. Complete the preparation of the above program modules. Counter function menu nclr adj_minus reset 0 0 0 0 1 1 0 counts counting suspended Count 1 1)
    2011-03-01 22:47:51下载
    积分:1
  • USERMANUL
    LPC4357开发板采用ARM的Cortex-M4微控制器LPC4357。内置一个ARM Cortex-M0协处理,CPU运行频率高达204MHz,片内集成1MB Flash和36KB SRAM。开发板采用独立核心板设计,核心板集成64MB SDRAM、128MB NAND-Flash、4MB SPI-Flash。核心板上的摄像头接口可直接连接各种型号的摄像头,两侧160P排针接口引出了除EMC总线外的LPC4357芯片所有功能管脚。 开发板提供丰富的外设接口,包括以太网、液晶屏、摄像头、USB-Host、USB-OTG、SD卡、RS232、RS485、CAN、耳机、麦克风、温度传感器、AD/DA、JTAG仿真器等。此外,开发板提供一个14P扩展接口,包括1路UART、1路SPI、1路I2C、4个IO、3.3V、5V,可以很方便的扩展自己的外围电路。(DS-LPC4357 development board using the Cortex-M4 microcontroller LPC4357 ARM s. A built-in ARM Cortex-M0 co-processor, CPU operating frequency up to 204MHz, 1MB Flash and 136KB SRAM integrated on chip. Development board using an independent core board design, the core board integrates 64MB SDRAM, 128MB NAND-Flash, 4MB SPI-Flash. Camera core board interface can be directly connected to various types of cameras, both sides 160P pin interface leads to the outside of the bus in addition to EMC LPC4357 chip all the functions of the pins. Development board provides a rich set of peripheral interfaces, including Ethernet, LCD screen, camera, USB-Host, USB-OTG, SD card, RS232, RS485, CAN, headphone, microphone, temperature sensor, AD/DA, JTAG emulator, etc. . In addition, the development board provides a 14P expansion interfaces, including one-way UART, 1 road SPI, 1 channel I2C, 4 个 IO, 3.3V, 5V, can easily expand their peripheral circuits.)
    2016-02-23 16:58:53下载
    积分:1
  • CD1_MT9V034_RAW_TRANS
    基于FPGA的UDP网络图像传输实验,FPGA完成了MT9V034的RAW图像采集缓存,NIOS完成了图像的UDP封包,DM9000芯片完成了MAC和PHY的功能。(Based on the UDP FPGA network image transmission experiment, FPGA completed the RAW MT9V034 image acquisition cache, NIOS completed the image of the UDP packets, DM9000 chip MAC and PHY completed the function.)
    2016-07-13 10:11:46下载
    积分:1
  • Xilinx_FPGA_FFT_Application_Note
    Xilinx FPGA中FFT IP核的使用笔记,内部有FFT硬核的端口说明和具体设置以及源代码,对于数字信号处理研究人员,能图像处理、雷达成像、实时通信开发人员较多的开发时间!(Xilinx FPGA in the FFT IP core using a laptop internal hard core of the FFT port description and specific settings as well as the source code for digital signal processing, image processing, radar imaging, real-time communications developers more development time!)
    2013-04-23 09:34:31下载
    积分:1
  • ffirr_166i
    fir低通滤波器 用于dspbuilder pll:25nss data 400khz sin 10.8khz 已通过测试。 (fir low pass filter for dspbuilder pll: 25nss data 400khz sin 10.8khz has been tested.)
    2012-06-10 17:54:50下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载