登录
首页 » VHDL » ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。

ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。

于 2022-04-17 发布 文件大小:594.82 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。-ALTERA on DE2 platform, using internal 50M Hz clock, in the digital control simulation show time (hours minutes and seconds).

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADC_Data_Recv_Module
    接收机测试输入信号, 生成正余弦波,采样率、频率、幅度、相位可调节 并将生成的数据进行输出 压缩包包括Verilog代码、testbench代码、word文档 matlab仿真代码(The receiver tests the input signal, Generation of positive cosine wave, sampling rate, frequency, amplitude, phase can be adjusted And output the generated data The compressed package includes the Verilog code, the testbench code Matlab simulation code)
    2017-12-08 17:56:02下载
    积分:1
  • polynomial_compute
    说明:  我自己当初用来求解arctan 暂时没有搞成ip形式 搞好了还要传git 这个代码还没有搞好,因为急需要下载东西 如果感兴趣可以联系我 邮件(this is a not full wrappered code very crude use chebyshev to caculate arctan function i m urgent to download a model from pudn so i do this.)
    2019-05-31 23:25:00下载
    积分:1
  • 自己编写的经过QuartusII验证的Verilog HDL程序,可以实现常见功能...
    自己编写的经过QuartusII验证的Verilog HDL程序,可以实现常见功能-After QuartusII their written procedures for verification of the Verilog HDL, can achieve common features
    2022-01-23 10:27:24下载
    积分:1
  • clock18div
    Clock Divider, divfactor of 18
    2015-03-24 18:04:49下载
    积分:1
  • spi_slave
    FPGA实现SPI接口的从机功能,接收和发送全双工运行,接收到的数据以八位LED灯显示(FPGA to achieve the SPI interface the machine function, receive and send full-duplex operation, the received data to eight LED lights)
    2021-01-07 19:28:52下载
    积分:1
  • 30
    说明:  30 bus for atp design
    2016-02-14 19:41:55下载
    积分:1
  • waveform-generator-o-VHDL-program
    实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波 --A的占空比也是可控的),可以存储任意波形特征数据并能重现该波形,还可完成 --各种波形的线形叠加输出。 (Achieve the four kinds of common sine wave, triangle, sawtooth, square wave (A, B) the frequency and amplitude controlled output (square wave- A duty cycle is controlled), can store arbitrary waveform feature data and can to reproduce the waveform, it can perform- all kinds of linear superposition of the output waveform.)
    2009-10-08 09:56:59下载
    积分:1
  • PCI_Master
    pci协议主模块开发实用代码, 适合初级学习者使用 很不错(pci agreement to develop practical code, very good for junior learners)
    2013-01-10 14:48:24下载
    积分:1
  • 5.7
    设计一个简单的FIR滤波器,并按要求确定滤波器的系统函数。(Design a simple FIR filter, and determine the filter according to the requirement of system function.)
    2015-04-17 18:26:49下载
    积分:1
  • FPGA_Seg7_dsp
    关于VHDL和verilog的数码管显示程序,写的很好,值得参考。(About VHDL and verilog digital tube display program, write well, worth considering.)
    2014-08-01 11:00:51下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载