登录
首页 » VHDL » ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。

ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。

于 2022-04-17 发布 文件大小:594.82 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。-ALTERA on DE2 platform, using internal 50M Hz clock, in the digital control simulation show time (hours minutes and seconds).

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 2通道ADC Ads527x的采集实现Vhdl
    2通道模数转换器的采集实现。包含VIRTEX-II 和SPARTAN-III 两种类型的FPGA元件,模数转换器件为ADS527X系列,含仿真代码。采用VHDL语音实现,具有参考价值。
    2022-01-20 23:16:05下载
    积分:1
  • AHB_UVC_and_AHB_IC_Verificat
    ahb uvc is an on chip communication protocol for high speed integration and low power utilities performance protocols widely used in all vip applications
    2020-10-21 12:07:24下载
    积分:1
  • 66_AD_test(1)
    EV10AQ190A配置程序 EV10AQ190A configuration program(EV10AQ190A configuration program)
    2021-03-27 00:09:12下载
    积分:1
  • verilog
    关于USB开发的verilog开发程序,非常的全面,学习FPGA开发时用得着。(About USB development verilog development process, very comprehensive, learning FPGA development time worthwhile.)
    2013-12-26 18:29:35下载
    积分:1
  • CH4CH2CH1VHDL 数字电路参考书所有程序5
    CH4CH2CH1VHDL 数字电路参考书所有程序5-CH4CH2CH1VHDL digital circuit reference all proceedings 5
    2022-03-18 11:33:54下载
    积分:1
  • tdm_latest[1]
    TDM,就是时分复用。本程序完成4通道,没通道最多32路64K信号的交换,就是说可以完成32x4个电话信号交换(TDM, is time-division multiplexing. The process is complete 4-channel, no channel up to 64K 32 to exchange signals, that can be done 32x4 telephone signal exchange)
    2010-07-07 15:28:06下载
    积分:1
  • UART to send the complete procedure, including the complete source code of nucle...
    UART的完整发送程序,包括完整的工程核源代码。-UART to send the complete procedure, including the complete source code of nuclear engineering.
    2022-01-28 15:16:09下载
    积分:1
  • M_M
    此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
    2013-08-29 21:36:37下载
    积分:1
  • 32位元浮点数加法器,用于以VHDL编写的32位元CPU
    32位元浮点数加法器,用于以VHDL编写的32位元CPU-32 bits floating-point Add
    2022-10-08 15:20:02下载
    积分:1
  • Experiment_1_Xilinx
    很不错的FPGA入门级实验指导书,按照实验的知道,能够学会使用ISE仿真简单的流水灯。教程较为详细,从硬件连接到代码编写都做了详细指导,适合新手入门。(Very good entry-level FPGA experimental guide books, according to the experiment know, be able to learn to use the ISE Simulator simple water lights. Tutorial in detail, the hardware connected to the coding have done a detailed guide for beginners.)
    2016-09-16 23:07:26下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载