网站首页

detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system desi...

于 2022-04-24 发布文件大小:1.34 MB

 0  142

下载积分: 2 下载次数: 1

我要下载

代码说明：

detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

MTD_MTI
（1）MTI （2）用FFT实现MTD （3）用FIR滤波器实现MTD ((1) MTI (2) using FFT realization MTD (3) with the FIR filter implementation MTD)

2020-11-04 16:39:52下载

积分：1
VHDL实现的超前进位加法器
VHDL实现的超前进位加法器-the VHDL-ahead Adder

2022-02-26 07:08:05下载

积分：1
one_2017_v2
说明：一个编码解码系统，其中包含一个信号发生器（用查找表方式实现）、一个m序列生成器（用来编码和解码用）、一个FiFo队列用来做缓存以及用串口方式进行收发读取数据。(An encoding and decoding system, which includes a signal generator (implemented by look-up table), an m-sequence generator (used for encoding and decoding), a FIFO queue for caching, and a serial port for receiving, transmitting and reading data.)

2021-03-15 18:24:40下载

积分：1
适用于FPGA的SOPC方面的元器件添加，如COMPNENT
适用于FPGA的SOPC方面的元器件添加，如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT

2022-09-20 17:30:03下载

积分：1
FSK
说明： FSK VHDL FSK调制与解调VHDL程序及仿真(FSK VHDL )

2020-09-03 11:28:07下载

积分：1
reversible-squarer
it is hybrid squarer circuit which will be designed using reversible gates which having les hardware complexity with compared to the conventional gates

2015-04-21 15:05:54下载

积分：1
Cadence_manual_1.2.pdf
Cadence_manual_1.2.pdf

2022-01-26 00:20:48下载

积分：1
seg7
SEG7数码管显示示例程序，适用于ALTERA的CPLD(SEG7 digital display sample program of ALTERA CPLD)

2012-05-31 10:29:25下载

积分：1
16bit-multiplier
实现verilog16位乘法器，verilog新手(achieve 16-bit multiplier)

2021-04-01 21:09:08下载

积分：1
PIDcontrolbook2
PID CONTROLLER HELPING BOOK

2009-03-26 18:18:04下载

积分：1

696516资源总数
106415会员总数
3今日下载

detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system desi...

0 个回复

热门标签

热门下载