登录
首页 » VHDL » 波特率选择VHDL源代码没有错误调试

波特率选择VHDL源代码没有错误调试

于 2022-04-25 发布 文件大小:3.01 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

波特率可供选择的vhdl源程序,已调试无错误-Baud rate options VHDL source code has no error debug

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FIFO
    fifo程序代码,程序编写,测试仿真图形,方便,比较实用(fifo code, programming, testing, simulation graphics, convenient and more practical)
    2016-03-16 10:06:12下载
    积分:1
  • VHDL实现ALU的源代码,并且提供了一个详细的testbench!
    VHDL实现ALU的源代码,并且提供了一个详细的testbench!-ALU VHDL source code, and provide a detailed testbench!
    2022-03-12 21:14:39下载
    积分:1
  • SPWM
    FPGA上用verilog写的SPWM控制程序,完美运行!自由调试,毕设内容,十分宝贵(The SPWM control program by verilog FPGA perfect run! Free commissioning, Bi-based content, invaluable)
    2013-05-05 21:36:10下载
    积分:1
  • 数字钟的实现 FPGA上运行 VHDL编写
    数字钟的实现 FPGA上运行 VHDL编写-Digital clock running on the FPGA to achieve the preparation of VHDL
    2023-08-20 09:25:06下载
    积分:1
  • 基于FPGA的多波形发生器 基于FPGA的多波形发生器
    基于FPGA的多波形发生器 基于FPGA的多波形发生器-FPGA-based multi-waveform generator based on multi-FPGA Waveform Generator
    2022-03-17 22:22:40下载
    积分:1
  • doing more of a state machine on the three described earlier. Many more informat...
    自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.
    2022-02-12 02:20:30下载
    积分:1
  • hdl-master
    ADI ad9361 vivado 下源代码(ADI ad9361 vivado source code)
    2015-08-30 21:39:28下载
    积分:1
  • XILINX FPGA on internal training materials in Chinese
    关于XILINX FPGA 内部 中文培训教材-XILINX FPGA on internal training materials in Chinese
    2022-05-22 03:01:00下载
    积分:1
  • VHDL-100-examples
    VHDL 的100例程代码,能够使你熟练掌握VHDL语言的编写(100 routines of VHDL code, enabling you to master the preparation of the VHDL language)
    2012-07-31 11:17:51下载
    积分:1
  • verilog-ethernet
    说明:  Collection of Ethernet-related components for gigabit, 10G, and 25G packet processing (8 bit and 64 bit datapaths). Includes modules for handling Ethernet frames as well as IP, UDP, and ARP and the components for constructing a complete UDP/IP stack. Includes MAC modules for gigabit and 10G/25G, a 10G/25G PCS/PMA PHY module, and a 10G/25G combination MAC/PCS/PMA module. Includes various PTP related components for implementing systems that require precise time synchronization. Also includes full MyHDL testbench with intelligent bus cosimulation endpoints.
    2021-04-17 23:38:52下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载