登录
首页 » VHDL » proficient VerilogHDL : IC design example explanation of the core technology

proficient VerilogHDL : IC design example explanation of the core technology

于 2022-05-07 发布 文件大小:508.79 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

精通VerilogHDL:IC设计核心技术实例详解-proficient VerilogHDL : IC design example explanation of the core technology

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Testsystem for i2c controller
    -- State machine for reading data from Dallas 1621 -- -- Testsystem for i2c controller--- State machine for reading data from Dall as 1621---- Testsystem for i2c controller
    2022-06-17 11:26:02下载
    积分:1
  • forwarding
    浙江大学体系结构实验课代码,5级流水线实现旁路和停顿(5-stage pipeline to achieve realization of the bypass pipeline bypass pause 5 pause)
    2020-09-26 12:07:46下载
    积分:1
  • interpolation_shaping_filter
    内插成型滤波器的FPGA实现,可根据需要配置不同的内插倍数,Quarter II环境编译,可直接使用(Interpolation shaping filter FPGA, can be equipped with different interpolation factor, Quarter II compiler environment, can be used directly)
    2013-11-12 21:13:46下载
    积分:1
  • tcoug
    Synopsys® Timing Constraints and Optimization User Guide
    2014-08-23 17:37:56下载
    积分:1
  • HDL的例子源代码2 / 5
    HDL example source code 2/5 dff_en
    2022-03-11 07:20:08下载
    积分:1
  • 004
    51单片机的下载器PCB图,可以用于at89cXX和at89c0xx系列的单片机的程序烧录,简单好用!使用proteus画的板。(51 MCU PCB map downloader, can be used at89cXX and procedures for microcontroller series at89c0xx burning, easy to use! Drawing board with proteus.)
    2011-10-26 11:03:40下载
    积分:1
  • src
    v6 1x 3.125G rapidio协议工程代码(xilinx v6 rapidio data transmission protocol Practical project application engineering code)
    2018-03-20 23:28:49下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • cos
    原创:cos函数和sin函数的VHDL实现,很实用(cos of the VHDL implementation)
    2020-11-27 22:29:30下载
    积分:1
  • VHDL
    EDA技术以EDA软件工具为开发环境,以可编程逻辑器件为实验载体,实现源代码编程和仿真功能。VHDL作为一种标准化的硬件描述语言用于描述数字系统的结构、行为、功能和接口。本设计提出了一种基于VHDL语言的编码器和译码器的实现方法。编码器与译码器是计算机电路中基本的器件,本课程设计采用EDA技术设计编码和译码器。编码器由8线-3线优先编码器作为实例代表,译码器则包含3线-8线译码器和2线-4线译码器两个实例模块组成。课程设计采用硬件描述语言VHDL把电路按模块化方式进行设计,然后进行编程、时序仿真和分析等。课程设计结构简单,使用方便,具有一定的应用价值。 (EDA technology take the EDA software as tools for the development of the environment,programmable logic devices in experimental carrier,the realiztion of the source code programming and simulation. The VHDL as a standardized hardware description language used to describe the struction of digital systems,behavior,function and interface. The paper proposes a method for encoder and decoder based on the VHDL language.Encoder and decoder is a basic computer circuit devices.This Curriculum design by EDA design encoder and decoder.Encoders from 8- 3 priority encoder for example,and decoder includes 3- 8 decoder and the 2- 4 examples of the two decoder modules.And then to program, the timing simulation and analysis.Curriculum design, simple structure, easy to use and has a value.)
    2011-06-22 21:23:30下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载