登录
首页 » Verilog » Booth算法的Verilog

Booth算法的Verilog

于 2022-05-09 发布 文件大小:8.16 kB
0 92
下载积分: 2 下载次数: 1

代码说明:

模块

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Crazy_FPGA_Examples
    crazy bingo 韩彬将要出版的新书《FPGA设计技巧与案例开发详解》中的所有配套例程源码,主要涉及视频开发方向。(All the supporting source code routines crazy bingo Han Bin will be published book FPGA design techniques and case development explain in the video, mainly relates to the development direction of.)
    2020-10-19 18:47:25下载
    积分:1
  • Verilog_HDL
    华为文档《硬件描述语言Verilog基础》-目录 原来搞VHDL,刚刚开始学Verilog。觉得这个入门的提纲不错,共享一下。 (Huawei Documents " basic Verilog Hardware Description Language" - the original directory engage in VHDL, just beginning to learn Verilog. Feel that the entry of the outline of a good, share some.)
    2009-02-21 18:02:37下载
    积分:1
  • ICAP 回读处理
    通过 ICAP 回读 FPGA内部state register 的状态值。通过状态机控制ICAP,然后写入命令,读取数据,等待三个周期后出现数据。过程中CSIB和RDWRB有一个时序关系,还需要对ICAP输入命令进行bit swap
    2022-04-10 01:05:17下载
    积分:1
  • Cadence-Allegro-PCB-SI
    利用Cadence Allegro PCB SI进行SI仿真分析(Performed using the Cadence Allegro PCB SI SI simulation analysis)
    2013-08-06 22:17:46下载
    积分:1
  • my_kmp_matching
    说明:  KMP算法的Verilog HDL实现,模式串从模块的外部输入,计算next函数,然后进行KMP匹配。有仿真。环境为Quartus II 8.0 Web Edition。(Verilog HDL implementation KMP algorithm, pattern string from the module' s external input, calculate next function, then KMP matching. A simulation. Environment for the Quartus II 8.0 Web Edition.)
    2011-03-14 09:28:01下载
    积分:1
  • FIFO
    Simulation and Synthesis Techniques for Asynchronous FIFO Design
    2013-08-27 16:07:08下载
    积分:1
  • fir滤波器
    用matlab中工具fdatool生成一个低通滤波器,将滤波器系数量化。仿真通过,通带2.5兆,截止频率5M。
    2022-03-20 06:42:57下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • DDS_DAC_Output
    本工程使用A7系列FPGA产生DDS,用DAC0832进行正弦电压输出(In this project, A7 series FPGA is used to generate DDS, and DAC0832 is used for sinusoidal voltage output)
    2019-05-06 10:05:10下载
    积分:1
  • VHDL——如何写简单的testbench
    基于VHDL的testbench编写攻略(VHDL based on the preparation of testbench Raiders)
    2017-07-31 15:00:45下载
    积分:1
  • 696518资源总数
  • 105562会员总数
  • 1今日下载