登录
首页 » VHDL » 16位元浮点数CPU,可作运算,以VHDL编写

16位元浮点数CPU,可作运算,以VHDL编写

于 2022-05-17 发布 文件大小:2.28 kB
0 124
下载积分: 2 下载次数: 1

代码说明:

16位元浮点数CPU,可作运算,以VHDL编写-16-bit floating point CPU, can be used for computing in order to prepare VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • kalman_mppt-master
    filter kalman mppt for PV
    2020-10-04 13:27:39下载
    积分:1
  • paper7
    分数阶Unscented卡尔曼滤波器研究.pdf(Fractional Unscented Kalman filter pdf)
    2012-12-27 21:00:41下载
    积分:1
  • CPU-
    五级流水线CPU实现(带Hazard),还没来得及实现Cache求高人指教(pipeline CPU with Hazard)
    2020-12-03 12:59:24下载
    积分:1
  • ControlUnit
    Control Unit VHDL code. Xilinx Spartan 3E board
    2012-03-15 13:29:40下载
    积分:1
  • iic_sci
    FPGA编程,经过团体奋战完成,全是底层的IIc和sci通信,完整版。(FPGA programming, after groups fight to the finish, all underlying SCI and IIc communication, full version)
    2014-12-23 09:32:54下载
    积分:1
  • ADC TLC5510的测试程序,经过测试是非常简单和容易的
    ADC TLC5510的测试程序,经过测试通过,十分简单好用-ADC TLC5510 test procedures, after the test is very simple and easy
    2022-03-17 18:38:12下载
    积分:1
  • 用32位NiosII处理器实现RS232通信,可以给初学者一个借鉴。
    用32位NiosII处理器实现RS232通信,可以给初学者一个借鉴。-NiosII with 32-bit processors to achieve RS232 communication, can give a reference for beginners.
    2023-02-24 23:40:03下载
    积分:1
  • multiply
    由verilog编写的乘法器,通过两个文件的调用实现。由于子模块的调用使得程序简化了许多。(Prepared by the Verilog multiplier, through the realization of the two documents call. As the sub-modules to simplify the procedure call makes a lot.)
    2008-12-30 20:51:33下载
    积分:1
  • 基于FPGA的DDS
    基于FPGA的DDS。可以产生三种波形:正弦,方波,三角波。频率分辨率0.012Hz。频率从0至25MHz任意可调。(FPGA-based DDS. Can produce three waveforms: sine, square, triangle wave. Frequency resolution 0.012Hz. Frequency is adjustable from 0 to 25MHz.)
    2013-08-05 07:06:22下载
    积分:1
  • er
    秒表 东北大学秦皇岛分校 电子设计自动化 实验(Stopwatch Northeastern University at Qinhuangdao electronic design automation experiment)
    2012-06-27 02:25:14下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载