登录
首页 » VHDL » IIC controller for Sopc Builder

IIC controller for Sopc Builder

于 2022-05-21 发布 文件大小:12.13 kB
0 106
下载积分: 2 下载次数: 1

代码说明:

IIC控制器 for Sopc Builder-IIC controller for Sopc Builder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • clock_6
    ds1302时钟驱动程序,已在quartus上验证可以是直接使用(DS1302 clock driver, which has been verified on quartus, can be used directly)
    2020-06-24 12:00:02下载
    积分:1
  • 8B10B
    以太网PHY层中的组成部分 8B10B编码器(Part of the Ethernet PHY layer in 8B10B encoder )
    2021-01-27 09:18:42下载
    积分:1
  • rs-decoder-make-byvhdl
    - RS码是Reed-Solomon 码(理德-所罗门码)的简称,它是一类非二进制BCH码,在RS码中,输入信号分成k·m比特一组,每组包括k个符号,每个符号由m个比特组成。(- RS code is a Reed-Solomon code (Reed- Solomon codes) for short, is a non-binary BCH code, the RS code, the input signal is divided into a set of k · m bits, each including k symbols, each symbol consists of m bits.)
    2021-04-28 15:58:44下载
    积分:1
  • 一三FFT变换(头:这是一个代码3)
    fft变换三个中的一个(站长:三个代码算一个)-fft transformation of a three (head : It is a code 3)
    2022-08-10 18:57:06下载
    积分:1
  • 20190717
    说明:  uart documentation, july 17, 2019. the document describes the basics of verilog programming and how to implement them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • rs232
    基于 hdl语言的re232通信实验的设计,程序简单明了,一学就会(rs232 communication)
    2012-03-26 21:41:47下载
    积分:1
  • these files are written in verilog but i am uploading in text format
    these files are written in verilog but i am uploading in text format
    2023-08-21 20:45:02下载
    积分:1
  • JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。
    JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。-JPEG image compression standard works of VHDL realize that the document includes an image.
    2022-02-24 18:44:31下载
    积分:1
  • NIOS_TIMER
    很不错的资源哦,这是我在实验室当年总结的关于nios timer的程序段(nios timer)
    2014-06-18 09:13:42下载
    积分:1
  • vhdl的3
    vhdl的3-8译码器-instantiate the 3-8 decoder
    2022-03-25 00:36:10下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载