-
GMSK
GMSK基带信号的调制解调基于SIMULINK的系统，计算误码率，(Modulation and Demodulation of GMSK Baseband Signal)
- 2019-04-18 15:33:07下载
- 积分：1
-
用VHDL实现一个四位十进制计数器来进行计数，并且仿真通过
用VHDL实现一个四位十进制计数器来进行计数，并且仿真通过-To use VHDL to achieve a 4 decimal counter to count, and the simulation through the
- 2022-06-18 07:56:39下载
- 积分：1
-
verilog
《数字信号处理的FPGA实现（第三版）》作者：U.Meyer-Baese
的配套源码，基于quartus9.0编写，使用的cyclone ii。其中包含FIR IIR FFT等算法的实现，对学习图像处理很有帮助。( FPGA digital signal processing (third edition) Author: U.Meyer-Baese
The matching source, based on quartus9.0 preparation, the use of cyclone ii. Which includes FIR IIR FFT algorithm such as the realization of learning to image processing helpful.)
- 2016-12-21 10:14:26下载
- 积分：1
-
ads7809
ADS7809是Burr-Brown公司推出的高精度AD采集芯片。它采用5V单电源供电,内含16位
逐次逼近寄存器,采样精度高,功耗小。
用Verilog实现其配置(ADS7809 is a Burr-Brown Introduces High Precision AD capture chip. It uses a single 5V supply, with 16-bit successive approximation register, sampling and high precision, low power consumption. To achieve its configuration with the Verilog)
- 2021-04-05 17:09:03下载
- 积分：1
-
刚写的一个44键盘程序，调了好多天才调出来，给大家提供参考。...
刚写的一个44键盘程序，调了好多天才调出来，给大家提供参考。-Just write a 44 keyboard program, tune out of tune a lot of talent to give you a reference.
- 2022-08-09 01:20:18下载
- 积分：1
-
sd_models_verilog
测试过可用的SD仿真模型，VERILOG语言(SD card simulation modle, test OK)
- 2021-02-26 20:09:37下载
- 积分：1
-
firhalfband
利用matlab提供的firhalfban函数设计阶数为16、通阻带容限为0.0001的半带滤波器。仿真测试滤波前后的信号时域图，回执滤波器的频率响应特性图(Provided firhalfban function using matlab design order of 16, through the 0.0001 stopband wool half-band filter. Simulation test filtered time domain signal before and after, receipt filter frequency response characteristic diagram)
- 2020-07-03 21:40:02下载
- 积分：1
-
Synopsys使用基本步骤使用的集成工具，有用的好东西
使用synopsys的基本步骤，综合工具的使用说明，有用的好东西-Synopsys using the basic steps to use the integrated tools, useful good things
- 2022-04-06 15:39:11下载
- 积分：1
-
Hardware-CNN-master
Convolutional neural network code for fpga
- 2019-02-27 15:21:22下载
- 积分：1
-
iic
iic 总线 verilog 源代码
标准i2c总线， 有sda scl 时钟，频率自定(IIC bus standard Verilog source code i2c bus, has sda scl clock, the frequency of self-)
- 2007-10-24 17:52:33下载
- 积分：1
