登录
首页 » VHDL » 七分频数字电路—VHDL

七分频数字电路—VHDL

于 2022-05-22 发布 文件大小:117.15 kB
0 132
下载积分: 2 下载次数: 1

代码说明:

本程序描述了七分频数字电路,程序经过仿真,可以使用。该程序的设计方法为常用的奇数分频设计方法,简单易懂,具体方法描述网上很多,此外设计其他类似的奇数分频电路时,可以直接改动程序中相应的参数即可。文件中工程已经建好,可以用quartus II直接打开

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • IIR-FPGA
    基于FPGA实现IIR滤波器的程序,用VERILOG编程语言实现(The program based on the FPGA implementation of the IIR filter is implemented in the VERILOG programming language)
    2017-05-24 11:08:15下载
    积分:1
  • elevator
    verilog语言写的一个四层电梯程序,有优先级的判断。(verilog language of a four-story elevator procedures to determine priority.)
    2020-10-31 14:29:55下载
    积分:1
  • zobrazenie_16_bit_cisla_paralel
    16 bit switch input view in hexa format on 7seg display
    2013-08-16 00:50:49下载
    积分:1
  • ag-overview
    agilex fpga description
    2019-05-13 18:21:04下载
    积分:1
  • chengxu
    设计制作一个可容纳4组参赛者的数字智力抢答器,每组设置一个抢答按键; 电路具有一第一抢答信号的鉴别和锁存的功能。在主持人将系统复位并发出抢答指令后,若参加者按抢答键,则该组指示灯亮并用组别显示抢答者的组别。此时,电路具有自锁功能,使别组的抢答开关不起作用。 设置计分电路。每组在开始时预置成6分,抢答后主持人计分,答对一次加1分。(The design can accommodate a the Entrants digital intellectual Responder, each set answer in a key circuit has a first answer in the signal to identify and latch functions. Host to the system reset and sent the answer in instruction, participants answer in key, the group of the group light and display the answer in the group. At this point, the circuit has a self-locking function does not work in other groups to answer switch. Set Scoring circuit. Preset six points each at the beginning of the answer in scoring after the host, answer time, add 1 point.)
    2012-06-10 12:58:44下载
    积分:1
  • N-bits-by-M-bits
    这是一个verilog代码实现的常用乘法器。设计的是通用N比特乘M比特的二进制乘法器(This is a common multiplier verilog code. Design of a generic N bits by M bits of the binary multiplier)
    2013-10-05 19:44:52下载
    积分:1
  • alu
    说明:  VHDL实现的算术逻辑计算单元(ALU),包括modersim测试文件,即仿真结果。(VHDL implementation of the arithmetic logic calculation unit (ALU), including modersim test file, the simulation results.)
    2011-03-26 21:18:01下载
    积分:1
  • 这是一个在FPGA上实现CRC算法的程序,包含了CRC
    这是一个在FPGA上实现CRC算法的程序,包含了CRC-8,CRC-12,CRC-16,CRC-CCIT,CRC-32一共五种校验形式。-err
    2022-12-18 23:05:03下载
    积分:1
  • con1
    4 bit convoltion with vhdl.
    2011-10-18 18:18:09下载
    积分:1
  • doorlock
    基于FPGA设计的电子密码锁是一个小型的数字系统,与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages:good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
    2013-12-25 21:24:41下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载