-
SOPC_PCI
基于FPGA的pci总线接口设计。。。。。。。。。。。。。(FPGA-based PCI bus interface design)
- 2012-03-28 13:55:33下载
- 积分：1
-
gtx_interface_ip
高速串行设计FPGA-GTX IP设置生成，可动态配置速率2.4Gbps，1.2Gbps，0.6Gbps，自适应链接(High-speed serial design FPGA-GTX IP settings generated dynamically configurable rate of 2.4Gbps, 1.2Gbps, 0.6Gbps, adaptive link)
- 2016-09-22 09:48:00下载
- 积分：1
-
main
EP2C35A实验箱基于NIOSII的串行AD_DA编程(EP2C35A experimental box based NIOSII the serial AD_DA programming)
- 2013-04-22 11:18:27下载
- 积分：1
-
FPGA_SPWM
此代码是由FPGA产生SPWM波的代码，简单易懂(use FPGA to generate SPWM)
- 2019-02-19 16:12:33下载
- 积分：1
-
loop
对锁相环路的仿真，二阶环的仿真与分析都可以通过这个文件来到完成(Simulation of PLL, second-order loop simulation and analysis can be completed by the adoption of the document came)
- 2008-12-17 23:00:35下载
- 积分：1
-
jiecheng
利用Verilog语言中的函数调用实现阶乘运算的功能(Function calls use Verilog language implementation of the factorial function computing)
- 2016-05-16 21:01:23下载
- 积分：1
-
Verilog HDL的基本语法
说明： Verilog HDL基本语法，是本人遇到的比较简洁明了的语法学习笔记(Verilog HDL basic grammar , a relatively simple and clear grammar learning note)
- 2020-04-10 16:47:36下载
- 积分：1
-
DS1820
DS18B20温度传感器，用verilog语言实现(DS18B20 temperature sensor, with the verilog language)
- 2020-11-01 21:29:55下载
- 积分：1
-
AGC
The AGC is a smart programmable gain amplifier (PGA). The amplifier gain is adjusted based upon
the input signal level so that the output is at a specified Target Gain. The AGC can be configured to
be either a mono or stereo input / output component. For illustration purposes, the following
discussion will highlight the stereo configuration.
- 2017-12-01 17:26:59下载
- 积分：1
-
ALTERA_FPGA_SDRAM
使用ALTERA的FPGA控制SDRAM的verilog程序(Use ALTERA s FPGA to control SDRAM s verilog program)
- 2017-03-30 00:31:53下载
- 积分：1
