登录
首页 » VHDL » ALTERA NIOS处理器实验,编程环境是QUARTUS,在NIOS SHELL下编译实现功能。实验USB接口...

ALTERA NIOS处理器实验,编程环境是QUARTUS,在NIOS SHELL下编译实现功能。实验USB接口...

于 2022-05-25 发布 文件大小:35.70 kB
0 170
下载积分: 2 下载次数: 1

代码说明:

ALTERA NIOS处理器实验,编程环境是QUARTUS,在NIOS SHELL下编译实现功能。实验USB接口-Altera NIOS processor experiments, programming environment is QUARTUS in NIOS SHELL compiler functionality. Experimental USB interface

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • zidongmen1
    说明:  控制步进电机转动,正反转,旋转角度完美掌握。很好用,亲测(Control stepping motor rotation, positive and negative rotation, perfect control of rotation angle. Very easy to use, personal test)
    2018-12-25 16:41:07下载
    积分:1
  • DE2
    DE2-70,NIOS reference file,
    2022-02-01 13:58:03下载
    积分:1
  • A complete signal test procedures, the various indicators of signal integrity te...
    一个完整的信号测试程序,对信号的各项指标进行完整的测试,并分析-A complete signal test procedures, the various indicators of signal integrity testing, and analysis of
    2022-03-23 02:41:40下载
    积分:1
  • fpga
    VHDL语言编程简单实例若干,适合于初学者(VHDL language programming simple example, suitable for beginners)
    2013-01-22 14:44:00下载
    积分:1
  • core_arm.tar
    ARM7系统IP核的VHDL语言源代码,需要的开发环境是QUARTUS II 6.0。(ARM7 System IP Core VHDL language source code, the need for the development environment is QUARTUS II 6.0.)
    2021-04-20 00:18:51下载
    积分:1
  • A VHDL design with the use of powerful 32
    一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的PCI位码文件及配置程序。-A VHDL design with the use of powerful 32-bit CPU, this document contains a complete set of the PCI code files and configuration procedures.
    2022-08-10 06:36:50下载
    积分:1
  • ug848-VC707-getting-started-guide
    vc707 board getting started guide
    2018-06-14 05:52:39下载
    积分:1
  • 一个可编程的间隔定时器的设计,8253要完成的功能,实…
    设计一个可编程间隔定时器,完成8253的功能,实现以下几点要求: 1、 含有3个独立的16位计数器,能够进行3个16位的独立计数。 2、 每一种计数器具有六种工作模式。 3、 能进行二进制/十进制减法计数。 4、 可作定时器或计数器。 -The design of a programmable interval timer, 8253 to complete the function, realize the following requirements: 1, contains three independent 16-bit counter, capable of three independent 16-bit count. 2, each with six counter mode. 3, can be binary/decimal subtraction count. 4, can be used for the timer or counter.
    2022-08-20 11:53:35下载
    积分:1
  • Spartan6_GTP_PCIe_xfest_2009_v1_0
    采用Xilinx公司的Spartan6 FPGA设计PCI Express的详细参考资料(Xilinx' s PCI Express, Spartan6 FPGA design, detailed reference information)
    2012-08-30 10:01:33下载
    积分:1
  • RS_Encoder
    具有16个校验位的RS编码器,在FPGA上实现。(With 16 RS encoder, the parity bit in the FPGA.)
    2012-08-06 11:52:37下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载