登录
首页 » VHDL » xc2s100E FPGA的原理图 给想涉足FPGA的新人参考

xc2s100E FPGA的原理图 给想涉足FPGA的新人参考

于 2023-05-12 发布 文件大小:1.93 MB
0 112
下载积分: 2 下载次数: 1

代码说明:

xc2s100E FPGA的原理图 给想涉足FPGA的新人参考-xc2s100E FPGA schematic diagram of the FPGA would like to set foot in the new reference

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FFT_Module
    接收机数字部分FFT模块的代码 包括verilog代码、 matlab仿真、 word文档 testbench 实现FFT(The code of the digital part FFT module of the receiver Including Verilog, matlab simulation, testbench Implementation of FFT)
    2020-11-18 20:49:38下载
    积分:1
  • data_rom
    正弦信号发生器,用VHDL来完成,抗干扰能力较强,(Sinusoidal signal generator, using VHDL to accomplish, a strong anti-interference ability,)
    2009-07-15 22:44:02下载
    积分:1
  • shizhong
    VHDL写时钟,分频模块什么,实现计时。定点报时,定点闹钟,显示年月日。(verilog HDL)
    2014-01-09 18:29:40下载
    积分:1
  • 234
    在接收信号的数字化、软化的实现中,数字下变频起着重要的作用。本文首先介绍了数字下 变频的组成结构,然后详细分析了数字下变频的工作原理,描述了在实现数字下变频时,设计方案所 采用的高效滤波器———CIC 滤波器和多相抽取滤波器的结构和原理。最后,用通过Simulink 对数字 下变频的性能进行了仿真。在仿真的基础上使用Insight 公司的FPGA 开发系统,用测试电路实测了 数字下变频的性(In the receiving digital signal, softening the realization, the digital down-conversion plays an important role. This article first introduced the digital down conversion of the composition, and then a detailed analysis of digital down conversion of the working principle described in the realization of digital down conversion, the design used in high-performance filters--- CIC filters and multi-phase extraction filter structure and principle. Finally, with the adoption of Simulink for digital down-conversion performance of the simulation. In the simulation based on the use of Insight s FPGA development system is measured using the test circuit of the digital down-conversion of)
    2021-03-16 21:29:21下载
    积分:1
  • mac
    mdio配置BCM5461,实现PHY初始化及通信相关寄存器的配置(mdio configure PHY)
    2014-11-16 13:30:27下载
    积分:1
  • viterbi
    维特比译码,卷积编码,verilog编写,2,1,2编码(Victor than decoding, convolution code, verilog write, 2,1,2 coding )
    2011-12-08 23:10:45下载
    积分:1
  • 一种接口控制板的逻辑电路设计CPLD程序。
    一种接口控制板的逻辑电路设计CPLD程序。-an interface to the control board CPLD logic circuit design process.
    2022-06-19 00:18:27下载
    积分:1
  • fdivision
    在quartus平台下,并使用verillog hdl编写的时钟分频仿真(In quartus platform and use verillog hdl write clock divider simulation)
    2016-08-15 07:45:12下载
    积分:1
  • FPGA realization of the LCD interface, VHDL programming, FPGA chips for Altera
    FPGA实现的LCD接口,VHDL编程,FPGA芯片为ALtera公司的EP2c35-FPGA realization of the LCD interface, VHDL programming, FPGA chips for Altera
    2022-09-14 14:30:09下载
    积分:1
  • 《Verilog HDL 程序设计教程》2
    《Verilog HDL 程序设计教程》2-"Verilog HDL Design Guide," 2
    2022-03-04 04:35:38下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载