登录
首页 » VHDL » ------- ---- WISHBONE Wishbone_BFM IP Core---- -------- ---- This file is par

------- ---- WISHBONE Wishbone_BFM IP Core---- -------- ---- This file is par

于 2022-05-26 发布 文件大小:2.66 MB
0 114
下载积分: 2 下载次数: 1

代码说明:

---- ---- ---- WISHBONE Wishbone_BFM IP Core ---- ---- ---- ---- This file is part of the Wishbone_BFM project ---- ---- http://www.opencores.org/cores/Wishbone_BFM/ ---- ---- ---- ---- Description ---- ---- Implementation of Wishbone_BFM IP core according to ---- ---- Wishbone_BFM IP core specification document.--------- ---- WISHBONE Wishbone_BFM IP Core---- -------- ---- This file is part of the Wishbone_BFM project---- ---- http://www.opencores.org/cores/Wishbone_BFM/---- -------- ---- Description---- ---- Implementation of Wishbone_BFM IP core according to---- ---- Wishbone_BFM IP core specification document.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpga-jpeg
    包含DCT变换,RGB2YCBCR,JPEG等多个verilog代码及工程(Contains DCT transform, RGB2YCBCR, JPEG and many other verilog code and project)
    2013-07-02 14:10:16下载
    积分:1
  • PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过...
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过。编译器synplicty.Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), the digital technology in the field of communications is widely used, the cases described in VHDL as a PLL reference source has been tuned. Compiler synplicty.Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the data locked up and the descending; Top-level document is PLL.GDF
    2022-02-01 22:27:36下载
    积分:1
  • VHDLgoldbook
    VHDL黄金参考手册,能让你更好的学习了解VHDL语言(VHDL gold reference manual, can make you a better learn VHDL language)
    2013-12-05 16:06:19下载
    积分:1
  • ADC-Parameter
    外部ADC采集数据,存为数组文件。通过程序读入,然后即可求出ADC的SNR、SINAD、THD、ENOB等。(External ADC data collection, stored as an array of documents. Read through the program, then the ADC SNR, SINAD, THD, ENOB can be calculated.)
    2021-03-15 21:39:22下载
    积分:1
  • 007
    给大家上传一本非常好的关于verilog-hdl的电子书,实用,易懂,易学。此为第七章(Give us a very good upload on verilog-hdl of e-books, practical, easy-to-understand, easy to learn. This is the Chapter VII)
    2008-04-22 16:53:33下载
    积分:1
  • dds
    说明:  基于fpga的函数发生器设计通过fpga实现正弦波输出(基于fpga的函数发生器)
    2009-08-01 08:47:29下载
    积分:1
  • FPGASPI
    FPGA SPI 主要模块全部涵盖 时序解释 与DSP通信(FPGA SPI Timing interpretation covering all main modules communicate with the DSP)
    2020-12-09 13:49:20下载
    积分:1
  • Cmos 全加法器使用绝热逻辑
    绝热电路都是使用"可逆逻辑"的低功耗电路以节省能源。与传统的CMOS电路,在开关过程中消耗能量,不同绝热电路试图节约费用由以下两个关键的规则: 永远不会打开一个晶体管时电压源之间
    2023-04-29 04:00:02下载
    积分:1
  • Examples of VHDL language, including a variety of logic gate structure.
    vhdl 语言实例,包括各种逻辑门的构造。-Examples of VHDL language, including a variety of logic gate structure.
    2022-08-08 14:03:44下载
    积分:1
  • ep2c5 实现 段寄存器,实验一 verilog语言,quartus 2 仿真
    ep2c5 实现 段寄存器,实验一 verilog语言,quartus 2 仿真-Register ep2c5 achieve above experiment a verilog language, quartus 2 Simulation
    2022-03-19 07:48:20下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载