登录
首页 » VHDL » through CPLD to eight parallel data into serial data and methods can be used I2C...

through CPLD to eight parallel data into serial data and methods can be used I2C...

于 2022-05-30 发布 文件大小:1.18 kB
0 46
下载积分: 2 下载次数: 1

代码说明:

通过CPLD将8位并行数据转换为串行数据并可以采用I2C方式与其他器件连接,可以用于MCU需要与提供I2C接口器件通信的场合。-through CPLD to eight parallel data into serial data and methods can be used I2C connections with other devices, which can be used to provide MCU with I2C Interface Communications occasions.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!...
    基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!-Based on FPGA chip, the Nios II IDE software development environment written in NIos II soft-core uart source code!
    2022-03-12 11:39:10下载
    积分:1
  • 可编程逻辑器件实验
    运用VHDL语言编写的检测1111的序列检测代码和加法器,运用verlog语言的交通灯,流水灯,出租车自动计费器等                                                                            
    2022-07-17 23:42:22下载
    积分:1
  • This an interpolating by 2 half
    This an interpolating by 2 half-band filter with 79 taps (40 none-zero coefficients).
    2022-03-06 22:11:21下载
    积分:1
  • xilinx平台DDR3设计教程之综合篇_中文版教程
    存储器DDR3在Xlinix平台上的设计教程和综合应用(Design course and comprehensive application of memory DDR3 on Xlinix platform)
    2018-11-02 11:23:55下载
    积分:1
  • 1
    说明:  matlab code for JTAG cable checking
    2014-02-04 19:27:39下载
    积分:1
  • fpga_pid
    在FPGA内使用PID算法反馈控制小车速度和方向,四电机独立(PID algorithm within the FPGA using feedback control the car speed and direction, four independent motors)
    2015-05-11 10:05:53下载
    积分:1
  • VHDL参考例程
    VHDL参考例程--日如DAC0832接口电路程序-VHDL reference routines- on procedures such as the DAC0832 Interface Circuit
    2022-03-23 11:58:49下载
    积分:1
  • vhdl
    说明:  这个事VHDL基础知识,内面主要内容是编码器的插V过程,值得下载学习!(it is really useful for those who never touch it!)
    2010-04-16 13:57:35下载
    积分:1
  • vga
    Link the VGA adapter located in the altera DE2board to a monitor
    2016-08-05 20:13:20下载
    积分:1
  • acx735_usb_ddr3_tft
    说明:  USB传图至fpga板缓存至DDR内,FPGA再读出图像数据,显示在TFT彩屏上;(USB to the FPGA board cache DDR, FPGA read out the image data, display on the TFT color screen;)
    2021-01-30 18:06:45下载
    积分:1
  • 696524资源总数
  • 103848会员总数
  • 55今日下载