登录
首页 » VHDL » digital scan conversion modules, the digital content can scan, which can also be...

digital scan conversion modules, the digital content can scan, which can also be...

于 2022-06-14 发布 文件大小:34.50 kB
0 87
下载积分: 2 下载次数: 1

代码说明:

数码扫描显示转换模块,可以对数码内容进行扫描,同时可进行转换-digital scan conversion modules, the digital content can scan, which can also be converted

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ldpc
    最近在做毕设,ldpc码的编解码实现,这个是verilog实现。(Recently completed the set up to do, ldpc code codec implementation, this is the Verilog implementation.)
    2021-05-14 15:30:02下载
    积分:1
  • 千年工具大全
    说明:  千年服务端修改工具,千年db数据在线修改(Millennium server modification tool Millennium server modification tool)
    2020-07-07 15:58:57下载
    积分:1
  • 4ASKmod2
    讲述4ASK的原理并附有matlab调制解调的源码。。。。。。。。。。 注:原来上传的4ASKmod.zip不要下(The principle tells 4ASK together with modulation and demodulation matlab source. . . . . . . . . . Note: The original upload 4ASKmod.zip not down)
    2013-07-10 00:01:10下载
    积分:1
  • 61EDA_D888
    基于Verilog HDL出租车计费系统的研制(Based on Verilog HDL Taxi Accounting System)
    2010-01-07 18:30:10下载
    积分:1
  • 基于FPGA的OFDM信号传输系统VHDL源码
      基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1
    2022-02-13 14:58:13下载
    积分:1
  • VHDL--VGA
    此VHDL语言程序可以控制液晶屏幕任意动画播放(The VHDL language program can control the LCD screen any animation)
    2015-03-27 18:44:28下载
    积分:1
  • ahb_sramc_svtb
    ahb总线Verilog代码及sv仿真文件(ahb bus Verilog code and sv simulation code)
    2021-05-14 14:30:02下载
    积分:1
  • 0001_EPM3064最小系统模块_带JTAG_LED_2mm插针
    EMP3064的开发板板,原理图,verilog例子,板子说明,规格书,全套资料(EMP3064 development board, schematics, Verilog examples, board instructions, specifications, a full set of information)
    2020-12-01 09:29:26下载
    积分:1
  • hdb3a
    快速实现HDB3码与普通码二进制码的转换,方便学习与了解HDB3码的转换(Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion)
    2020-11-09 15:09:48下载
    积分:1
  • VHDL design language based on 8
    基于VHDL语言的设计8位CISC微处理器实例-VHDL design language based on 8-bit CISC microprocessor examples
    2023-06-06 01:10:04下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载