-
crc循环冗余校验码,用于对传输信号进行编码校验,是信息更可靠...
crc循环冗余校验码,用于对传输信号进行编码校验,是信息更可靠-crc cyclic redundancy check code used to transmit coded signals to verify, the information is more reliable
- 2022-12-26 06:05:03下载
- 积分:1
-
wcdma_reciever
本代码仿真了WCDMA小区搜索。cell_search_cpich scramble wcdmasource(This code emulation WCDMA cell search. cell_search_cpich scramble wcdmasource)
- 2020-11-24 16:39:34下载
- 积分:1
-
liftbd53
db53小波的verilog硬件实现源码(Wavelet db53 Verilog hardware source)
- 2008-06-26 10:42:23下载
- 积分:1
-
verilog_ad0809 cpld control
verilog_ad0809 cpld control
- 2022-03-17 13:00:05下载
- 积分:1
-
fifo16_16
异步的fifo,写时钟和读时钟相互独立,能够对数据进行缓存处理。希望对大家有用(Asynchronous fifo, write clock and the read clock independent of each other, capable of processing the data cache. I hope useful)
- 2020-10-26 10:49:59下载
- 积分:1
-
Verilog-detail
不错的verilog学习语言资料,详细地对verilog语言中的重要语句应用进行分析。(A good the verilog learn language information, verilog language statement application.)
- 2013-03-26 13:01:23下载
- 积分:1
-
pingball
说明: 这是一个带声音的弹球小游戏,通过VGA口显示,通过扩展口JA的 pin4和 pin GND输出声音, BTN3 BTN2 控制挡板左右移动,弹球和挡板都自带动画效果(This is a band sound pinball game, through the VGA port shows that through the expansion of the mouth of the JA and pin4 output pin GND voice, BTN3 BTN2 control baffle around Mobile, pinball and baffle all bring their own animation effects)
- 2008-11-09 00:34:49下载
- 积分:1
-
chuankou_huihuan
FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
- 2020-06-16 10:20:01下载
- 积分:1
-
AD_100k
ADC Reference code!Clock 100kHz
- 2020-06-24 10:40:02下载
- 积分:1
-
AD7266的Verilog驱动程序,已仿真通过,可直接在EDK下使用.
AD7266的Verilog驱动程序,已仿真通过,可直接在EDK下使用.
- 2022-01-31 15:55:05下载
- 积分:1