-
这是一个fft的IP核,安装要求为quartus6.0以上。解压安装后可在quartus里例化使用,元件主要为cyclone和stratix,最大支持1024点...
这是一个fft的IP核,安装要求为quartus6.0以上。解压安装后可在quartus里例化使用,元件主要为cyclone和stratix,最大支持1024点的转换。
- 2022-01-28 08:13:42下载
- 积分:1
-
NRZ_2_Manchester_Moore
this example exchanges the NRZ code to the MANCHESTER code with moore output
- 2010-01-29 18:46:08下载
- 积分:1
-
Block-cipher-lock
密码锁verilog源代码,包括四个七段数码管显示模块,设置密码以及输入密码校验模块(Password lock Verilog source code, including four of seven digital tube display module, set the password and password verification module)
- 2014-01-11 23:57:19下载
- 积分:1
-
codic
8级cordic 算法verilog (8 cordic algorithm verilog)
- 2013-08-21 11:31:46下载
- 积分:1
-
TFT_CTRL_800_480_16bit
说明: 文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
- 2019-04-12 09:22:29下载
- 积分:1
-
hamming_encodeadecode
用Verilog语言编写的对m序列进行汉明码编译码的程序。具体实现为产生m序列后对其进行(7,4)汉明码编码并加错,然后将其纠错译码并输出,详细过程见仿真。(Written by Verilog m sequence of procedures for coding and decoding Hamming codes. Concrete realization of m sequence to produce its (7,4) hamming code and a mistake, and then error correction decoding and output, see the detailed process simulation.)
- 2011-04-22 16:46:39下载
- 积分:1
-
alu
this is the vhdl code for the arithmetic logic unit.enjoy!
- 2013-08-22 18:51:35下载
- 积分:1
-
sdr
全数字OQPSK解调算法的研究及FPGA实现
论文介绍了OQPSK全数字接收解调原理和基于
软件无线电设计思想的全数字接收机的基本结构,详细阐述了当今OQPSK数字
解调中载波频率同步、载波相位同步、时钟同步和数据帧同步的一些常用算法,
并选择了相应算法构建了三种系统级的实现方案。通过MATLAB对解调方案的
仿真和性能分析,确定了FPGA中的系统实现方案。在此基础上,本文采用Verilog
HDL硬件描述语言在Altera公司的QuartusⅡ开发平台上设计了同步解调系统中
的各个模块,还对各模块和整个系统在ModelSim中进行了时序仿真验证,并对
设计中出现的问题进行了修正。最后,经过FPGA调试工具嵌入式逻辑分析仪
SignalTapⅡ的硬件实际测试,(The Research and FPGA Implement of All
Digital OQPSK Demodulation Algorithms
)
- 2020-06-30 18:00:01下载
- 积分:1
-
DCM_SP
数字时钟管理器,xilinx公司开发板集成时钟,实现分频、倍频等功能。(Digital clock managers, xilinx development board integrated clock divider, multiplier, and other functions.)
- 2021-02-19 09:59:44下载
- 积分:1
-
This program is Verlog language program, using QUARTUS6.0 preparation, program i...
本程序为Verlog语言程序,采用QUARTUS6.0编写,程序实现的功能是控制AD2S80的转换和和数据总线上数据的读取-This program is Verlog language program, using QUARTUS6.0 preparation, program implementation function is to control the conversion and AD2S80 and data bus to read data
- 2022-02-10 16:51:45下载
- 积分:1