登录
首页 » VHDL » adder

adder

于 2022-06-21 发布 文件大小:5.02 kB
0 136
下载积分: 2 下载次数: 1

代码说明:

This the adder VHDL code, it contains input and output fild, also simulate file-adder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ddc8chou
    8倍抽取的DDC模块。verilog写的,调试通过(failed to translate)
    2011-12-21 16:25:58下载
    积分:1
  • Modulation
    产生长度为100的随机二进制序列 发送载波频率为10倍比特率,画出过采样率为100倍符号率的BPSK调制波形(前10个比特) ,及其功率谱 相干解调时假设收发频率相位相同,画出x(t) 的波形,假设低通滤波器的冲激响应为连续10个1(其余为0),或连续12个1 (其余为0) ,分别画出两种滤波器下的y(t),及判决输出(前10个比特) 接收载波频率为10.05倍比特率,初相位相同,画出x(t) 的波形,假设低通滤波器的冲激响应为连续10个1,画出两种滤波器下的y(t),及判决输出(前20个比特) 采用DPSK及延时差分相干解调,载波频率为10倍比特率,画出a, b, c, d点的波形(前10个比特) DPSK及延时差分相干解调,载波频率为10.25倍比特率时,画出a, b, c, d点的波形(前10个比特) DPSK及延时差分相干解调,载波频率为10.5倍比特率时,画出a, b, c, d点的波形(前10个比特) (Produce random binary sequence of length 100 The transmission carrier frequency is 10 times the bit rate, draw a sampling rate of 100 times the symbol rate of the BPSK modulation waveform (first 10 bits), its power spectrum Coherent demodulation of assuming the same as the phase of the transmitting and receiving frequencies, and draw the waveform x (t), assuming that the impulse response of the low pass filter 10 consecutive 1 (the remainder is 0), or 12 consecutive 1 (the remainder is 0), y (t) is drawn under the two filters respectively, and the decision output (10 bits) The received carrier frequency is 10.05 times the bit rate, the same initial phase, draw the waveform x (t), assuming that the impulse response of the low pass filter of 10 consecutive 1, shown under two filter y (t), and decision output (20 bits) DPSK and delay differential coherent demodulation, the carrier frequency is 10 times the bit rate, draw a, b, c, d point of the waveform (first 10 bits) DPSK and delay)
    2020-12-14 08:19:14下载
    积分:1
  • BBTHG_II_t_x
    KDP晶体二倍频与三倍频;基于耦合波方程组;已于实验结果校核 (Sum Frequency in KDP)
    2021-03-16 11:39:21下载
    积分:1
  • freq_meter
    FPGA的测频程序,用了D触发器,能测1hz到几百hz(FPGA frequency measurement procedures, using a D flip-flop, can be measured to a few hundred hz 1hz)
    2016-04-03 13:41:48下载
    积分:1
  • 这是我的VHDL格式的电子密码锁源程序,请站长审核啊
    这是我的VHDL格式的电子密码锁源程序,请站长审核啊-This is my VHDL source code format of the electronic lock, please review ah owners
    2022-04-12 03:07:56下载
    积分:1
  • 由avalen总线转接i2c总线的vhdl程序 可应用于nios嵌入式系统
    由avalen总线转接i2c总线的vhdl程序 可应用于nios嵌入式系统-By avalen bus adapter i2c bus VHDL program can be applied to Nios Embedded Systems
    2022-02-28 11:19:17下载
    积分:1
  • all clock
    说明:  数字钟通过verilog实现,并且支持Modelsim仿真(The digital clock is implemented by Verilog and supports Modelsim simulation)
    2020-06-18 05:00:01下载
    积分:1
  • Common examples of VHDL, suitable for beginners, there are examples of commonly...
    VHDL常用实例,适合初学者,有计时器等常用例子-Common examples of VHDL, suitable for beginners, there are examples of commonly used timer, etc.
    2023-07-12 06:25:03下载
    积分:1
  • FPGA
    说明:  基于FPGA的数字式相位测量仪的设计与制作(FPGA-Based Digital Phase Meter Design and Production)
    2010-04-16 19:40:41下载
    积分:1
  • ecc算法源码
    该源码表述了ecc算法如何用vhdl实现RSA(Ron Rivest,Adi Shamir,Len Adleman三位天才的名字)一样,ECC(Elliptic Curves Cryptography,椭圆曲线密码编码学)也属于公开密钥算
    2022-03-07 00:08:00下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载