登录
首页 » VHDL » EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。...

EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。...

于 2022-07-01 发布 文件大小:343.46 kB
0 95
下载积分: 2 下载次数: 1

代码说明:

EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。-EP2C35 official development board schematics, is altera of official information. Fpga circuit design is a good reference model.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 由avalen总线转接i2c总线的vhdl程序 可应用于nios嵌入式系统
    由avalen总线转接i2c总线的vhdl程序 可应用于nios嵌入式系统-By avalen bus adapter i2c bus VHDL program can be applied to Nios Embedded Systems
    2022-02-28 11:19:17下载
    积分:1
  • VER_I2C_EEPROM
    EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
    2016-10-15 11:37:50下载
    积分:1
  • mp3codec
    it is used to compile codec
    2009-03-04 17:00:53下载
    积分:1
  • lbs_fpga_upld
    利用FPGA实现与powerpc的localbus数据接口代码。用verilog实现(localbus interface with PowerPC using Verilog)
    2020-11-25 22:59:38下载
    积分:1
  • SineGen
    Basic VHDL code to create a sine wave generator for an FPGA board.
    2014-01-24 01:04:15下载
    积分:1
  • Listingprogram1
    listing program clock
    2012-11-26 03:31:42下载
    积分:1
  • VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…
    VHDL is defined by IEEE Standard 1076, IEEE Standard VHDL Language Reference Manual (the VHDL LRM). The original standard was approved in 1987. IEEE procedures require that standards be periodically reviewed and either reaffirmed or revised. The VHDL standard was revised in 1993, 2000, and 2002. In each revision, new language features were added and some existing features enhanced. The aim in each revision was to improve the language as a tool for design and verification of digital systems. Since the 2002 revision, there have two parallel efforts to further develop the language. The first was the VHDL Procedural Interface (VHPI) Task Force, a subcommittee of the IEEE P1076 Working Group. The VHPI Task Force prepared an interim amendment to the standard, formally approved by IEEE in March 2007. The amendment is titled IEEE 1076c, Standard VHDL Language Reference Manual―Amendment 1: Procedural Language Application Interface.
    2023-05-31 06:40:03下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • dds
    DDS实验 matlab 与quartus 的完美结合(DDS experimental combination of matlab and quartus)
    2010-05-08 08:51:48下载
    积分:1
  • FPGA
    Verilog学习例程EP2C5,内有跑马灯等18个程序(Verilog learning routines EP2C5, marquees and other 18 programs)
    2020-12-06 22:29:21下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载