登录
首页 » VHDL » EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。...

EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。...

于 2022-07-01 发布 文件大小:343.46 kB
0 112
下载积分: 2 下载次数: 1

代码说明:

EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。-EP2C35 official development board schematics, is altera of official information. Fpga circuit design is a good reference model.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CfgDDS_9910
    dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
    2015-04-21 22:03:50下载
    积分:1
  • 16bit-Mulitiplier-Verilog-procedure
    这是一个16位乘法器Verilog程序,包括有符号位和无符号位乘法器(This is a 16-bit multiplier Verilog program, including the sign bit and no sign bit multiplier)
    2012-12-25 11:33:48下载
    积分:1
  • NIOSII-Qsys_v1.3.1
    黑金刚FPGA开发板使用说明文档,讲诉了NIOS和Qsys的详细开发步奏,值得学习。(KINGBOX FPGA development board documentation, recounts in detail the development of step-outs and Qsys NIOS, it is worth learning.)
    2015-03-25 13:42:03下载
    积分:1
  • Electronic clock and simulation of VHDL procedures vhdl source code
    电子时钟VHDL程序与仿真的vhdl源代码-Electronic clock and simulation of VHDL procedures vhdl source code
    2022-01-28 11:10:39下载
    积分:1
  • M序列?¨
    生成一个M伪随机序列码,在ISE平台上可跑通(Generate an M Pseudo-Random Sequence Code which runs on ISE platform)
    2019-05-05 15:54:38下载
    积分:1
  • BCD-counter
    一个2位的BCD码十进制加法计数器电路,输入为时钟信号CLK,进位 输入信号CIN,每个BCD码十进制加法计数器的输出信号为D、C、B、A和进位输出信号COUT,输入时钟信号CLK用固定时钟,进位输入信号CIN. (A 2-bit BCD code decimal adder counter circuit input as the clock signal CLK, a carry input signal CIN, D, C, B, A, and the carry output signal COUT, each BCD code decimal adder counter' s output signal, the input clock signal CLK Fixed clock, binary input signal CIN.)
    2020-10-28 19:29:58下载
    积分:1
  • exercise
    使用verilog硬件设计语言在FPGA板子上STOPWATCH 秒表设计。(Using verilog hardware design language STOPWATCH stopwatch design on FPGA board.)
    2014-02-20 16:20:33下载
    积分:1
  • 5408A
    The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The 720-channel source driver has true 6-bit resolution, which (The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The )
    2012-07-16 17:09:15下载
    积分:1
  • fm_parcial
    this is a simulation fm in simulink mathlab this is one program with pll
    2012-11-30 10:02:10下载
    积分:1
  • VGA
    FPGA简单VGA彩条显示程序驱动程序640*480(FPGA simple VGA color display Driver 640* 480)
    2013-11-22 09:14:35下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载