登录
首页 » VHDL » 利用两个半加器来组成的全加器,是简单的vhdl语言入门

利用两个半加器来组成的全加器,是简单的vhdl语言入门

于 2023-08-01 发布 文件大小:815.00 B
0 19
下载积分: 2 下载次数: 1

代码说明:

利用两个半加器来组成的全加器,是简单的vhdl语言入门-The use of two and a half adder to form the full adder is a simple entry-vhdl language

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Booth2_final
    该文件是booth乘法器的verilog源代码,经过最终的仿真,可以直接运行(This file is booth multiplier verilog code, after the final simulation, can be directly run)
    2015-05-08 09:29:56下载
    积分:1
  • 只需要FPGA两个通用管脚,就可以实现FPGA与PC机进行以太网通信!!如果你有ALTERA_DE1的开发板,可以直接下再看效果,用其他板子就要重新分配一下管脚...
    只需要FPGA两个通用管脚,就可以实现FPGA与PC机进行以太网通信!!如果你有ALTERA_DE1的开发板,可以直接下再看效果,用其他板子就要重新分配一下管脚,推荐使用电流输出。-Only two general-purpose FPGA pins, you can realize FPGA and Ethernet PC machine! ! If you have ALTERA_DE1 development board, you can look under the direct effect, with other board you will need to reconsider the distribution of pins, recommended the use of current output.
    2023-07-19 16:10:04下载
    积分:1
  • frame_syn
    通信系统中数据的传输以帧为单位,在FPGA中帧头检测是通信系统中的一部分,该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
    2014-08-27 16:02:54下载
    积分:1
  • verilog motor control
    verilog motor control
    2022-09-01 04:55:02下载
    积分:1
  • ethernet-verilog
    非常详细的千兆以太网MAC verilog代码,可以供硬件设计时有关网络的开发参考(Very detailed Gigabit Ethernet MAC verilog code, can be used for hardware design of the network to develop a reference)
    2020-09-19 11:27:57下载
    积分:1
  • AWGN_VerilogDesign-master
    加性高斯白噪声生成的VERILOG实现,包含所有的testbench文件。可直接使用(Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly)
    2021-01-14 19:18:46下载
    积分:1
  • 4-2switch
    四位拨妞开关作为输入,当输入值变化时将其转化成两位输出(The four DIP Niu switch as an input, when the input value changes, be converted into two output)
    2012-10-12 21:12:35下载
    积分:1
  • 一种用于乘数的8x8的制备采用Verilog HDL语言
    一个用VerilogHDL语言编写的8X8的乘法器-a Verilog HDL language used in the preparation of the multiplier 8X8
    2023-08-11 06:05:03下载
    积分:1
  • 8086
    8086微机原理实验:8251串行接口、8253计数器、数码管、跑马灯。汇编语言。(8086 microcomputer principle experiment: 8251 serial interface, the 8253 counter, digital tube, Marquee. Assembly language.)
    2013-03-15 11:07:19下载
    积分:1
  • rom_fft
    采用xilinx的ROMIP核产生类似正弦信号,经过FFt后可以观察结果(Using the xilinx ROMIP nuclear generating similar sinusoidal signal can be observed through the results after FFt)
    2013-09-14 20:59:03下载
    积分:1
  • 696524资源总数
  • 103838会员总数
  • 43今日下载