登录
首页 » VHDL » VHDL写的串口,很好用,程序非常简单,可以调试用

VHDL写的串口,很好用,程序非常简单,可以调试用

于 2022-08-08 发布 文件大小:1.10 kB
0 88
下载积分: 2 下载次数: 1

代码说明:

VHDL写的串口,很好用,程序非常简单,可以调试用-Written in VHDL serial, very good, and the procedure is very simple, you can debug with

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Basic-system-of-nexys3
    the basic system of nexys3(soft core)
    2012-09-21 23:41:14下载
    积分:1
  • 用FPGA verilog hdl实现千兆以太网MAC。
    用FPGA verilog hdl实现千兆以太网MAC。-Using FPGA verilog hdl realize Gigabit Ethernet MAC.
    2022-05-10 18:11:05下载
    积分:1
  • 坦克大战的演示程序 ,实现了基本的人机交互
    坦克大战的演示程序 ,实现了基本的人机交互-Battle City demonstration program to achieve the basic human-computer interaction
    2022-10-15 10:25:03下载
    积分:1
  • 基于FPGA的DDS程序代码
    基于FPGA的DDS程序代码,实现的功能强大可以输正弦波,三角波,方波等波形,并且频率可以调节。实现对应的功能强大。(FPGA-based DDS program code can achieve powerful output sine wave, triangle wave, square wave waveform and frequency can be adjusted. Implement corresponding powerful.)
    2015-09-15 23:09:00下载
    积分:1
  • verilogsram
    FPGA Verilog HDL 读写SRAM(SRAM FPGA Verilog HDL to read and write)
    2012-11-11 11:41:04下载
    积分:1
  • ADC实验
    用于单片机的adc采集实验,经过降噪处理,结果精确(ADC acquisition experiment for single chip computer, after noise reduction processing, the result is accurate)
    2018-11-27 21:41:13下载
    积分:1
  • Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...
    基于状态图的光电编码器4倍频vhdl程序,输入相位差90度的两相,输出倍频和方向信号-Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, enter a 90-degree phase difference of two-phase, frequency and direction of the output signal
    2022-03-17 02:46:02下载
    积分:1
  • altera公司cycloneII全系列说明书,实用
    altera公司cycloneII全系列说明书,实用-altera" s cycloneII a full range of manual, practical
    2022-02-04 11:53:16下载
    积分:1
  • DSW
    改变学习板上的2个电位器对应的2段模拟输入,实现模拟输入,学员观察数码管的数字变化情况,通过改D[4]的值,实现模拟输出.(Changing the learning board two potentiometers corresponding paragraph 2 analog inputs, analog inputs, digital tube digital trainees observe the changes, by changing D [4] value for analog output.)
    2013-06-21 15:31:10下载
    积分:1
  • BISS
    说明:  biss协议源码交流 verilog hdl源码,测试可用(Biss protocol ,achieved by verilog HDL,can be verify using modelsim or other simtools.)
    2020-12-02 09:19:26下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载