登录
首页 » VHDL » vhdl编的dds函数发生器,完成sin(x)曲线的生成

vhdl编的dds函数发生器,完成sin(x)曲线的生成

于 2022-07-02 发布 文件大小:88.65 kB
0 123
下载积分: 2 下载次数: 2

代码说明:

vhdl编的dds函数发生器,完成sin(x)曲线的生成-vhdl function generator dds compiled to complete the sin (x) curve is generated

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 5408A
    The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The 720-channel source driver has true 6-bit resolution, which (The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The )
    2012-07-16 17:09:15下载
    积分:1
  • lesson38_lcd1602_clander
    基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • AHB_to_Wishbone_Verilog
    说明:  该源代码包是AHB总线到Wishbone总线的交接器,包括以下4个部分:RTL源代码,测试平台,软件测试程序,说明文档。(This source package is the AHB bus to Wishbone bus bridge(wrapper).It has the following 4 parts: RTL codes, testbench, software simulating files, help documents.)
    2021-01-22 14:48:40下载
    积分:1
  • OFDM系统中的相位跟踪模块(Phase_Tracking)的FPGA实现
    OFDM系统中的相位跟踪模块(Phase_Tracking)的FPGA实现-Phase_Tracking in OFDM sysytems
    2022-10-06 04:25:03下载
    积分:1
  • I2C配置tvp5150用VHDL写的
    I2C配置tvp5150用VHDL写的 -I2C configuration tvp5150 written using VHDL
    2023-05-02 14:30:04下载
    积分:1
  • quartus2
    quartus2的中文文档,不是很全,仅供大家学习(quartus2 the Chinese document, not very wide, only for them to learn)
    2010-07-29 19:49:52下载
    积分:1
  • wom_kg
    ϵͳʱ
    2006-03-13 15:09:50下载
    积分:1
  • 北邮数电实验代码
    实验一:QuartusⅡ原理图输入法设计与实现一:实验要求    ①:用逻辑门设计实现一个半加器,仿真验证其功能,并生成新         的半加器图形模块单元。    ②:用实验一生成的半加器模块和逻辑门设计实现一个全加器,仿真验证其功能,并下载到实验板测试,要求用拨码开关设定输入信号,发光二极管显示输出信号。    ③:用3线—8线译码器和逻辑门设计实现函数F,仿真验证其功能,下载到实验板测试。要求用拨码开关 设定输入信号,发光二极管显示输出信号。二:报告内容
    2022-01-29 00:01:12下载
    积分:1
  • 《Verilog HDL 程序设计教程》2
    《Verilog HDL 程序设计教程》2-"Verilog HDL Design Guide," 2
    2022-03-04 04:35:38下载
    积分:1
  • MT9M001
    FPGA驱动MT9M001的verilog代码,里面还有ddr3部分将图像数据进行存储,lcd进行图像显示,里面的摄像头驱动部分很详细,大家可以多研习研习(Verilog driver MT9M001 code, which is also the DDR3 image data storage, LCD display, which drives the part is very detailed, we can learn more)
    2020-07-10 13:48:54下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载