登录
首页 » VHDL » 课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部...

课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部...

于 2022-07-04 发布 文件大小:141.51 kB
0 83
下载积分: 2 下载次数: 2

代码说明:

课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部时钟: 1024Hz 测量波形: 方波 Vp-p = 3~5 V 硬件设备:Altera Flex10K10 五位数码管 LED发光二极管 编程语言:Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Simulation using VHDL language songs Andy Lau
    用VHDL语言仿真歌曲刘德华的《月老》 -Simulation using VHDL language songs Andy Lau
    2023-08-15 11:20:05下载
    积分:1
  • suijitu
    matlab随即图设计程序,应该比较有用,希望能申请会员成功吧。。(matlab then drawing design program)
    2013-04-25 10:49:07下载
    积分:1
  • 计数器,vhdl,调试通过。
    COUNTER 用于xilinx硬件,里面已建工程,修改ucf即可。设计由3部分组成,计数器,100M分配时钟,顶层模块,其中顶层模块包括计数器和分频器。
    2022-01-22 06:17:06下载
    积分:1
  • Altera官方FPGA电机控制的中文文档
    Altera官方FPGA电机控制的中文文档,很不错的参考资料(Altera Official FPGA Motor Control Chinese Document, Good Reference)
    2021-03-18 13:49:19下载
    积分:1
  • AHBPAPB
    AMBA总线的AHB+APB源程序,供初学者学习。(Verilog for AHB and APB)
    2012-07-11 16:16:04下载
    积分:1
  • 使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。
    使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。-The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.
    2022-12-07 20:00:03下载
    积分:1
  • fpgaaverilogamaxamin
    verilog 编写的比较最大值最小值得的程序,而且能够求出最大最小值在ram中存储的位置,测试通过下载即用(Comparison of the maximum write verilog smallest worthwhile program, and minimum and maximum values ​ ​ can be obtained is stored in ram position, the test that is used by downloading)
    2013-06-06 15:44:48下载
    积分:1
  • veilog code user can derict use it for the base mode.
    veilog 代码 用户可以直接调用,作为底层模块。同时已经编译成功,可以作为基本单元库。-veilog code user can derict use it for the base mode.
    2023-08-09 02:40:03下载
    积分:1
  • merry-go-round
    能够成功的实现走马灯功能,使LED循环亮灭(To succeed the implementation of the version function, make the LED circular light out)
    2013-06-13 22:45:50下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载