登录
首页 » VHDL » uart16550 ip core UART VHDL source code

uart16550 ip core UART VHDL source code

于 2022-07-11 发布 文件大小:241.27 kB
0 120
下载积分: 2 下载次数: 1

代码说明:

uart16550 ip core 通用异步收发器vhdl源代码-uart16550 ip core UART VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog-Files---551
    Programmable IIR Filter written in Verilog and its respective modules.
    2014-05-30 03:46:09下载
    积分:1
  • 乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实...
    乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实现算法中,经常能使用到乘法器,所以经典的高速乘法器IP 很有参考价值-Multiplier is a common and important module in hardware designing.Its VHDL addresses the low speed of multiplication in software programming. Multiplier is often used in real-time high-speed system application , DSP soft core or hardware implementation of digital signal processing,so it is worthful to know classic high-speed multiplier IP
    2022-03-03 00:48:52下载
    积分:1
  • 基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图,已下载实现...
    基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图,已下载实现 -FPGA-based design of traffic lights have Verilog HDL source code, simulation map with pin configuration map has been downloaded realize
    2022-06-27 19:08:32下载
    积分:1
  • DE2_115_SD_Card_Audio_Player
    该代码实现了对SD 卡的读写操作,是一个较好的范例。(The code achieves access reading SD CARD based on DE-2,It is a good example。)
    2012-08-14 00:29:47下载
    积分:1
  • task_function
    自己编写的一个verilog HDL小程序,实现基本的task调用function的功能,对初学者有用。在xilinx的ISE仿真调试通过(I have written a verilog HDL small procedures, to achieve the basic function of the task to call the function, useful for beginners. In Xilinx s ISE simulation debugging through)
    2008-06-26 21:21:23下载
    积分:1
  • nv04_context
    The description header can be found in signal_processing_library.h.
    2015-07-17 09:36:41下载
    积分:1
  • 2018全国大学生FPGA大赛封闭测试上机题
    说明:  2018全国大学生FPGA创新设计大赛南京总决赛封闭测试题目,以及自己编写的verilog和testbench,欢迎学习借鉴(The closed test topic of the 2018 National Undergraduate FPGA innovation design competition Nanjing finals, as well as Verilog and testbench compiled by ourselves, are welcome to learn)
    2020-11-23 22:39:33下载
    积分:1
  • 2
    说明:  Objects forming possible solution within original problem context are called phenotypes, their encoding, the individuals within the GA, are called genotypes. The representation step specifies the mapping the phenotypes onto a set of genotypes. Candidate solution, phenotype and individual are used to denotes points of the space of possible solutions. This space is called phenotype space. Chromosome, and individual can be used for points in the genotye space. Elements of a chromosome are called genes. A value of a gene is called an allele. Variation Operators The role of variation operators is to create new individuals old ones. Variation operators form the implementation of the elementary steps with the search space.
    2014-12-22 22:54:47下载
    积分:1
  • VHDL程序
    利用QuartusⅡ6.0对所设计的出租车计费器的VHDL代码进行仿真,并在FPGA数字实验系统上实现了该控制。(The Quartus II 6 is used to simulate the VHDL code of the designed taxi billing device, and the control is realized on the FPGA digital experiment system.)
    2017-12-14 12:35:23下载
    积分:1
  • Marquee procedures described in VHDL, for beginners to practice
    VHDL描述的跑马灯程序,用于初学者练习-Marquee procedures described in VHDL, for beginners to practice
    2022-05-27 22:24:01下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载