登录
首页 » VHDL » 8. For the key to enter a password lock, assuming that reset after the seven lam...

8. For the key to enter a password lock, assuming that reset after the seven lam...

于 2022-07-16 发布 文件大小:635.09 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

8对于输入密码锁的键,假设重置后七个灯显示" 0",并且使用sw1、sw2、sw3 3,只需按任意sw1、sw2、sw3,将使七个灯显示值相加" 1

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 华为_大
    华为_大规模逻辑设计指导书,看看人家是怎么管理FPGA编程的,真的获益匪浅-Huawei _ large-scale logic design guide book, take a look at how the management of people FPGA programming, and really benefited from
    2023-01-02 23:55:03下载
    积分:1
  • VHDL programming language introduced the basic grammar, and some programming exa...
    介绍了VHDL编程语言的基本语法,和一些编程实例-VHDL programming language introduced the basic grammar, and some programming examples
    2023-02-13 15:55:04下载
    积分:1
  • FPGA-based--DC-speed-controller
    针对某船舶模型定位系统中调速电机,以FPGA(现场可编程门阵列)为控制器,采用数字比例积分调节器实现电机的速度控制算法,设计出数字化调速控制器(Positioning system for a ship model in the motor speed, the FPGA (field programmable gate array) for the controllers, proportional integral regulator with digital speed of the motor control algorithm, designed digital speed controller)
    2011-05-17 15:50:57下载
    积分:1
  • 整个工程代码
    说明:  掌握SDRAM数据读写、刷新、初始化以及FPGA串口收发时序,熟练FIFO IP核的生成和调用。(Master SDRAM data read and write, refresh, initialization and the timing of sending and receiving of the serial port of the FPGA, skilled in the generation and invocation of the FIFO IP core.)
    2019-01-21 17:21:27下载
    积分:1
  • matlab-genetic-algorithm
    matlab用法 主要用于线性规划,非线性规划,解决优化问题,作出最合理的决策等遗传算法程序(matlab usage is mainly used for linear programming, nonlinear programming to solve optimization problems, make the most rational decision-making, genetic algorithm)
    2011-09-08 10:34:43下载
    积分:1
  • sobel-with-verilog-language
    用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
    2020-07-12 19:38:53下载
    积分:1
  • v-watch
    基于fpga的数字电压表的设计,包括ad转换,bcd码转换,分频,3选1模块,小数点生成模块,显示模块组成。(Based on the FPGA digital voltage meter design, including AD conversion, BCD code conversion, frequency,3 choose1module, a decimal point generating module, display module. )
    2012-05-10 01:29:23下载
    积分:1
  • RS
    说明:  通过verilog hdl语言实现RS编码器与译码器的设计(Verilog hdl language through the RS encoder and decoder design)
    2013-07-18 16:09:22下载
    积分:1
  • 王金明的一些学习VHDL的子
    王金明的一些学习VHDL的子-Wang Jinming study of some subset of VHDL
    2022-03-05 20:37:24下载
    积分:1
  • I2C总线在可编程逻辑器件上实现的VHDL源码
    I2C总线在可编程逻辑器件上实现的VHDL源码-VHDL source codes for realizing I2C
    2022-12-10 08:10:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载