登录
首页 » VHDL » 8. For the key to enter a password lock, assuming that reset after the seven lam...

8. For the key to enter a password lock, assuming that reset after the seven lam...

于 2022-07-16 发布 文件大小:635.09 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

8对于输入密码锁的键,假设重置后七个灯显示" 0",并且使用sw1、sw2、sw3 3,只需按任意sw1、sw2、sw3,将使七个灯显示值相加" 1

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • aaa
    这是一些小代码的集合 希望能对大家有所帮助(This is a collection of some small code for all of us hope to be helpful)
    2007-11-16 06:19:33下载
    积分:1
  • 用VHDL langhantdma
    用VHDL语言实现TDMA编码,简单,明了。看标注就可以看懂-use vhdl langhanTDMA
    2022-01-30 18:52:37下载
    积分:1
  • Chebyshev-filter
    利用matlab设计了一个切比雪夫滤波器,并且对滤波器性能进行了仿真分析。(Using the matlab design a chebyshev filter, and has carried on the simulation analysis on filter performance. )
    2013-09-05 20:04:36下载
    积分:1
  • infrared_receive
    红外接收处理,根据外部波形记录波形的高低电平时间,从而得到波形数据。(Infrared receiver processing, according to the external waveform waveform record high and low times, resulting waveform data.)
    2013-09-27 11:09:02下载
    积分:1
  • apb_uart
    这里是apb总线设计代码。这个源程序是基于verilog语言设计的(Here is the APB bus design code. This source program is designed based on Verilog language)
    2021-04-12 14:18:57下载
    积分:1
  • szdyb
    关于数字电压表的vhdl实现,有仿真程序,可以下载到板子中。(Vhdl digital voltage meter on the implementation of a simulation program can be downloaded to the board.)
    2011-05-09 21:09:07下载
    积分:1
  • HW2+李东方+2019211409
    说明:  基于数据通路和控制器的高校简单PPM设计(PPM design based on datapath and controller)
    2020-11-25 02:19:32下载
    积分:1
  • 200751312232682560
    可以实现DDC各个模块的功能,如内插、抽取、FIR滤波等功能(DDC can realize the function of each module, such as interpolation, extraction, FIR filtering)
    2007-10-21 12:50:20下载
    积分:1
  • ddr3_sun
    说明:  使用DDR3IP核进行仿真,写入读取数据(Using DDR3IP core to simulate, write and read data)
    2021-01-07 00:48:53下载
    积分:1
  • Roy dsd
    basic verilog code on siso, piso, sipo
    2020-06-25 18:40:01下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载